

Tz100 Data Sheet

DSTz100-v1.1 November 2024 www.efinixinc.com

Contents

Introduction

The Topaz Tz100 FPGA features the high-density, low-power Efinix® Quantum® compute fabric wrapped with an I/O interface. This FPGA has a variety of features, such as a hardened RISC-V block, transceivers, LPDDR4 DRAM controller, and MIPI D-PHY.

The quad-core hardened RISC-V block has a 32-bit CPU featuring the ISA RISCV32I with M, A, C, F, and D extensions, and six pipeline stages. You utilize the hardened RISC-V block by instantiating the Sapphire High-Performance SoC, combining the speed and efficiency of a hardened RISC-V block with the flexibility of peripherals in soft logic.

The full-duplex transceivers support multiple protocols including PCIe® Gen3, SGMII, and 10GBase-KR as well as a PMA Direct mode with data rates from 1.25 Gbps to 12.5 Gbps.

Tz100 FPGAs include a hardened MIPI D-PHY, which you can use with Efinix® MIPI CSI-2 and DSI controller IP cores to create multi-camera, high definition vision systems, edge computing, and hardware acceleration systems. Additionally, these FPGAs have a hardened DDR DRAM controller block that supports LPDDR4 DRAM interfaces.

Together, these features enable a wide variety of applications such as industrial cameras, robotics, networking cards, broadcast equipment that has an SDI interface, human machine interface (HMI) and keyboard, video, mouse (KVM), and edge AI.

Features

- High-density, low-power Quantum® compute fabric
- Built on TSMC 16 nm process
- 10-kbit high-speed, embedded SRAM, configurable as single-port RAM, simple dual-port RAM, true dual-port RAM, or ROM
- High-performance DSP blocks for multiplication, addition, subtraction, accumulation, and up to 15-bit variable-right-shifting
- Versatile on-chip clocking
	- Low-skew global network supporting 32 clock or control signals
	- Regional and local clock networks
	- Up to 9 PLLs with support for fractional-N division, programmable duty cycle, spread-spectrum clocking, and dynamic reconfiguration
- FPGA interface blocks
	- 32-bit quad-core hardened RISC-V block
	- Two high-speed transceiver banks, each with 4 lanes:
		- Support data rates from 1.25 Gbps up to 12.5 Gbps per channel
		- PCIe Gen3 x4:
			- Compliant with the PCIe® 3.0, 2.1, and 1.1 specifications
			- Support $x1$, $x2$, and $x4$ configurations
			- Configure as Root Port (RP) or End Point (EP)
			- Single Root IO Virtualization (SRIOV)
		- Supports SGMII and 10GBase-KR protocols as well as PMA Direct
	- One LPDDR4 PHY interfaces (supporting x32 DQ widths) with memory controller hard IP
	- Two MIPI D-PHY RX and TX interfaces with speeds up to 2.0 Gbps
	- Two varieties of general-purpose I/O (GPIO) pins:
		- High-voltage I/O (HVIO) pins support 1.8, 2.5, and 3.3 V
- Configurable high-speed I/O (HSIO) pins support
	- Single-ended and differential I/O
	- LVDS, subLVDS, Mini-LVDS, and RSDS (RX, TX, and bidirectional), up to 1.3 Gbps
	- MIPI lane (DSI and CSI) in high-speed and low-power modes, up to 1.3 Gbps
- One oscillator
- Spread-Spectrum Clocking (SSC) PLL
- Flexible device configuration
	- Standard SPI interface (active, passive, and daisy chain)
	- JTAG interface
	- Supports internal reconfiguration
- Single-event upset (SEU) detection feature
- Optional security feature
	- Asymmetric bitstream authentication using RSA-4096
	- Bitstream encryption/decryption using AES-GCM
- Fully supported by the Efinity® software, an RTL-to-bitstream compiler

Important: All specifications are preliminary and pending hardware characterization.

Table 1: Tz100 FPGA Resources

 (1) Number of XLR that can be configured as shift register with 8 maximum taps.

Table 2: Tz100 Package-Dependent Resources

Available Package Options

Table 3: Available Packages

Device Core Functional Description

Tz100 FPGAs feature an eXchangeable Logic and Routing (XLR) cell that Efinix® has optimized for a variety of applications. Topaz FPGAs contain LEs that are constructed from XLR cells. Each FPGA in the Topaz family has a custom number of building blocks to fit specific application needs. As shown in the following figure, the FPGA includes I/O ports on all four sides, as well as columns of LEs, memory, and DSP blocks. A control block within the FPGA handles configuration.

Figure 1: Tz100 FPGA Block Diagram

Interface blocks include GPIO, LVDS, PLL, MIPI lane I/O, MIPI D-PHY, DDR DRAM, RISC-V, and transceivers.

XLR Cell

The eXchangeable Logic and Routing (XLR) cell is the basic building block of the Quantum® architecture. The Efinix® XLR cell combines logic and routing and supports both functions. This unique innovation greatly enhances the transistor flexibility and utilization rate, thereby reducing transistor counts and silicon area significantly.

Learn more: For more detailed on the advantages the XLR cell brings to Topaz FPGAs, read the **[Why the](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=WP-XLR) XLR Cell is a Big Deal [White](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=WP-XLR) Paper**.

The XLR cell functions as:

- A 4-input LUT that supports any combinational logic function with four inputs.
- A simple full adder.
- An 8-bit shift register that can be cascaded.
- A fracturable LUT or full adder.

The logic cell includes an optional flipflop. You can configure multiple logic cells to implement arithmetic functions such as adders, subtractors, and counters.

1. The fracturable LUT is a combination of a 3-input LUT and a 2-input LUT. They share 2 of the same inputs.

Learn more: Refer to the **Quantum**® **Topaz [Primitives](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZPRIM) User Guide** for details on the Topaz logic cell primitves.

Embedded Memory

The core has 10-kbit high-speed, synchronous, embedded SRAM memory blocks. Memory blocks can operate as single-port RAM, simple dual-port RAM, true dual-port RAM, or ROM. You can initialize the memory content during configuration. The Efinity® software includes a memory cascading feature to connect multiple blocks automatically to form a larger array. This feature enables you to instantiate deeper or wider memory modules.

Î.

Note: The block RAM content is random and undefined if it is not initialized.

The read and write ports support independently configured data widths, an address enable, and an output register reset. The simple dual-port mode also supports a write byte enable.

Learn more: Refer to the **Quantum**® **Topaz [Primitives](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZPRIM) User Guide** for details on the Topaz RAM configuration.

True Dual-Port Mode

Read Data A [9:0] <

The memory read and write ports have the following modes for addressing the memory (depth x width):

► Read Data B [9:0]

Figure 3: RAM Block Diagram (True Dual-Port Mode)

Simple Dual-Port Mode

The memory read and write ports have the following modes for addressing the memory (depth x width):

512×16	024×8	2048×4	4096×2
9102×1	512×20	1024×10	2048×5

Figure 4: Simple Dual-Port Mode RAM Block Diagram (512 x 20 Configuration)

DSP Block

The Topaz FPGA has high-performance, complex DSP blocks that can perform multiplication, addition, subtraction, accumulation, and 4-bit variable right shifting. The 4-bit variable right shift supports one lane in normal mode, two lanes in dual mode and four lanes in quad mode. Each DSP block has four modes, which support the following multiplication operations:

- *Normal*—One 19 x 18 integer multiplication with 48-bit addition/subtraction.
- *Dual*—One 11 x 10 integer multiplication and one 8 x 8 integer multiplication with two 24-bit additions/subtractions.
- *Quad*—One 7 x 6 integer multiplication and three 4 x 4 integer multiplications with four 12-bit additions/subtractions.

Important: The 7 x 6 Quad mode output is truncated to 12-bit. Ţ

• *Float*—One fused-multiply-add/subtract/accumulate (FMA) BFLOAT16 multiplication.

The integer multipliers can represent signed or unsigned values based on the SIGNED parameter. When multiple EFX_DSP12 or EFX_DSP24 primitives are mapped to the same DSP block, they must have the same SIGNED value. The inputs to the multiplier are the A and B data inputs. Optionally, you can use the result of the multiplier in an addition or subtraction operation.

2. Arithmetic right-shift-by-18.

Learn more: Refer to the **Quantum**® **Topaz [Primitives](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZPRIM) User Guide** for details on the Topaz DSP block primitives.

Clock and Control Network

The clock and control network is distributed through the FPGA to provide clocking for the core's LEs, memory, DSP blocks, I/O blocks, and control signals. The FPGA has 32 global signals that can be used as either clocks or control signals. The global signals are balanced trees that feed the whole FPGA.

The FPGA also has regional signals that can only reach certain FPGA regions, including the top or bottom edges. The FPGA has 12 regional networks for the core, right interface, and left interface blocks. The top and bottom interface blocks have 1 regional clock network each. You can drive the right and left sides of each region independently. Each region also has a local network of clock signals that can only be used in that region.

The core's global buffer (GBUF) blocks drive the global and regional networks. Signals from the core and interface can drive the GBUF blocks.

Each network has dedicated enable logic to save power by disabling the clock tree. The logic dynamically enables/disables the network and guarantees no glitches at the output.

Figure 6: Global and Regional Clock Network Overview

The transceivers drive some of the regional buffers on the right side. See **[Figure](#page-21-0) 15** on page 22 for details.

The regional clocks can also drive adjacent regions. See **[Driving the Regional](#page-19-0) [Network](#page-19-0)** on page 20 for details.

Clock Sources that Drive the Global and Regional Networks

The Topaz global and regional networks are highly flexible and configurable. Clock sources can come from interface blocks, such as GPIO or PLLs, or from the core fabric.

Driving the Global Network

You can access the global clock network using the global clock GPIO pins, PLL outputs, oscillator output, MIPI word clocks, and core-generated clocks.

A clock multiplexing network controls which interface blocks can drive the global and regional networks. Eight of the clock multiplexers are dynamic (two on each side of the FPGA), allowing you to change which clock drives the global signal in user mode.

Learn more: Refer to the **Quantum**® **Topaz [Primitives](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZPRIM) User Guide** for information on how to configure the global and regional clock networks.

The following figure shows the global network clock sources graphically.

Note:

1. See **[Figure](#page-14-0) 8** on page 15 for the transceiver clocks that can drive the global network.

Figure 8: Transceiver Clock Multiplexers

Numerous clock sources feed the global network. These signals are multiplexed together with static and dynamic clock multiplexers.

The dynamic multiplexers are configurable by the user at run-time. You can choose which clock source drives which input to the dynamic multiplexer. When you enable the dynamic multiplexer, you specify a select bus to choose which clock source is active.

When dynamically switching between the clock inputs of a dynamic multiplexer, both the currently active input and the input you intend to switch to must have toggling clocks during the switching period. Additionally, upon configuration completion and when the device transitions into user mode, input 0 of the dynamic multiplexer becomes the default active input. Therefore, you must feed a toggling clock to input 0 before switching to other inputs.

The following figures show the resources that drive each multiplexer.

Figure 9: Clock Sources that Drive the Multiplexers: Top

Figure 10: Clock Sources that Drive the Multiplexers: Bottom

Figure 11: Clock Sources that Drive the Multiplexers: Left

Figure 12: Clock Sources that Drive the Multiplexers: Right

See **[Figure](#page-14-0) 8** on page 15 for the transceiver clocks that can drive the global network.

Driving the Regional Network

The following figures show the regional network clock sources graphically.

Figure 13: Clock Sources that Drive the Regional Network: Top and Bottom

Figure 15: Clock Sources that Drive the Regional Network: Right

Driving the Local Network

As described previously, the FPGA has horizontal clock regions. The top and bottom regions are **only** for the top and bottom interfaces. The other regions are for the core logic (XLR cells, DSP Blocks, and RAM) and the interfaces on the sides.

Local Network for Core Logic

As shown in the following figure, the regions that contain the core logic are 80 XLR cells tall, and the local network connects an area that is 40 XLR cells tall. Additionally, each column has it's own local network. For example, in the first column, XLR cells 1 - 40 are in the same local network and XLR cells 41 - 80 are in another local network. DSP Blocks and RAM also have their own local networks. This pattern of block/local network is repeated for each column in the die.

Figure 16: Clock Sources for Logic, DSP Blocks, and RAM

There are 16 signals that can feed the local networks. These signals can come from several sources:

- The global network (32 possible signals)
- The core fabric in another region (16 possible signals)
- The regional network (12 possible signals)

Additionally, the local fabric can generate clock and control signals for the local network. The fabric can also drive the clock enable for the XLR cell directly, allowing each XLR cell to have a unique clock enable.

Local Network for Interface Regions

The following figure shows the local clock networks for the interface blocks. There are a limited number of unique clocks per local clock region.

- The top and bottom regions can each support up to 16 unique clock signals; 14 from the global network and 2 from the fabric.
- The left and right regions can each support up to 4 unique clock signals. Up to 2 can come from the routing fabric, the rest come from the global or regional buffers. These regions are the same height as the core local regions (that is, 40 rows).

Figure 17: Clock Sources that Drive the Interfaces

Notes:

1. 14 signals come from the global network; 2 come from the routing fabric.

2. Up to 2 signals can come from the routing fabric. The rest come from the regional/global buffer.

- 3. The HVIO numbers are shown out of order to make the regions easier to read.
- 4. GPIOT_PN_20 is in regions T0 and T1.
- 5. GPIOB_PN_11 is in regions B0 and B1.

Device Interface Functional Description

The device interface wraps the core and routes signals between the core and the device I/O pads through a signal interface. Because they use the flexible Quantum® architecture, devices in the Topaz family support a variety of interfaces to meet the needs of different applications.

Learn more: The following sections describe the available device interface features in Tz100 FPGAs. Refer to the **[Topaz Interfaces User Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TzINTF)** for details on the Efinity® Interface Designer settings.

Interface Block Connectivity

The FPGA core fabric connects to the interface blocks through a signal interface. The interface blocks then connect to the package pins. The core connects to the interface blocks using three types of signals:

- *Input*—Input data or clock to the FPGA core
- *Output*—Output from the FPGA core
- *Clock output*—Clock signal from the core clock tree

Figure 18: Interface Block and Core Connectivity

GPIO blocks are a special case because they can operate in several modes. For example, in alternate mode the GPIO signal can bypass the signal interface and directly feed another interface block. So a GPIO configured as an alternate input can be used as a PLL reference clock without going through the signal interface to the core.

When designing for Topaz FPGAs, you create an RTL design for the core and also configure the interface blocks. From the perspective of the core, outputs from the core are inputs to the interface block and inputs to the core are outputs from the interface block.

The Efinity netlist always shows signals from the perspective of the core, so some signals do not appear in the netlist:

• GPIO used as reference clocks are not present in the RTL design, they are only visible in the interface block configuration of the Efinity® Interface Designer.

• The FPGA clock tree is connected to the interface blocks directly. Therefore, clock outputs from the core to the interface are not present in the RTL design, they are only part of the interface configuration (this includes GPIO configured as output clocks).

The following sections describe the different types of interface blocks. Signals and block diagrams are shown from the perspective of the interface, not the core.

GPIO

The Tz100 FPGA supports two types of GPIO:

- *High-voltage I/O (HVIO)*—Simple I/O blocks that can support single-ended I/O standards.
- *High-speed I/O (HSIO)*—Complex I/O blocks that can support single-ended and differential I/O functionality.

The I/O logic comprises three register types:

- *Input*—Capture interface signals from the I/O before being transferred to the core logic
- *Output*—Register signals from the core logic before being transferred to the I/O buffers
- *Output enable*—Enable and disable the I/O buffers when I/O used as output

The HVIO supports the following I/O standards.

Table 5: HVIO Supported Standards

Important: Efinix recommends that you limit the number of 3.0/3.3 V HVIO and 2.5 V HVIO as bidirectional or output to 6 per bank to avoid switching noise. The Efinity® software issues a warning if you exceed the recommended limit.

The HSIO supports the following I/O standards.

Table 6: HSIO Supported I/O Standards

Standard	VCCIO (V)		VCCAUX (V)	VREF (V)	When
	ТX	RX			Configured As
LVCMOS 1.8 V	1.8	1.8	1.8		GPIO
LVCMOS 1.5 V	1.5	1.5	1.8		GPIO
LVCMOS 1.2 V	1.2	1.2	1.8		GPIO
HSTL/Differential HSTL 1.8 V SSTL/Differential SSTL 1.8 V	1.8	1.8	1.8	0.9	GPIO
HSTL/Differential HSTL 1.5 V SSTL/Differential SSTL 1.5 V	1.5	1.5, 1.8 ⁽²⁾	1.8	0.75	GPIO

⁽²⁾ To prevent pin leakage, you must ensure that the voltage at the pin does not exceed VCCIO.

The differential receivers are powered by VCCAUX, which gives you the flexibility to choose the VCCIO you want to use. However, you must comply to the requirements stated in the previous table.

Features for HVIO and HSIO Configured as GPIO

The following table describes the features for HVIO and HSIO configured as GPIO.

Table 7: Features for HVIO and HSIO Configured as GPIO

Feature	HVIO	HSIO Configured as GPIO
Double-data I/O (DDIO)	\checkmark	
Dynamic pull-up		
Pull-up/Pull-down	\checkmark	
Slew-Rate Control		
Variable Drive Strength	\checkmark	
Schmitt Trigger	\checkmark	
1:4 Serializer/Deserializer (Full rate mode only)		
Programmable Bus Hold		
Static Programmable Delay Chains	\checkmark	
Dynamic Programmable Delay Chains		

Table 8: GPIO Modes

Double-Data I/O

Tz100 FPGAs support double data I/O (DDIO) on input and output registers. In this mode, the DDIO register captures data on both positive and negative clock edges. The core receives 2 bit wide data from the interface.

In normal mode, the interface receives or sends data directly to or from the core on the positive and negative clock edges. In resync and pipeline mode, the interface resynchronizes the data to pass both signals on the positive clock edge only.

Figure 19: DDIO Input Timing Waveform

In resync mode, the IN1 data captured on the falling clock edge is delayed one half clock cycle. In the Interface Designer, IN0 is the HI pin name and IN1 is the LO pin name.

In the Interface Designer, OUT0 is the HI pin name and OUT1 is the LO pin name.

Programmable Delay Chains

The HVIO and HSIO configured as GPIO support programmable delay chain. In some cases you can use static and dynamic delays at the same time.

Learn more: Refer to the following tables for the delay step size: **Table 90: Single-Ended I/O [Programmable](#page-93-0) Delay Chain Step Size: Static** on page 94 **Table 91: Single-Ended I/O [Programmable](#page-93-1) Delay Chain Step Size: Dynamic** on page 94 **Table 92: Differential I/O [Programmable](#page-93-2) Delay Chain Step Size: Static and Dynamic** on page 94

⁽³⁾ You cannot use the static delay and dynamic delay simultaneously.

HVIO

The HVIOs are grouped into banks. Each bank has its own VCCIO33 that sets the bank voltage for the I/O standard. Each HVIO consists of I/O logic and an I/O buffer. I/O logic connects the core logic to the I/O buffers. I/O buffers are located at the periphery of the device.

Table 10: HVIO Signals (Interface to FPGA Fabric)

Table 11: HVIO Pads

HSIO

Each HSIO block uses a pair of I/O pins as one of the following:

- *Single-ended HSIO*—Two single-ended I/O pins (LVCMOS, SSTL, HSTL)
- *Differential HSIO*—One differential I/O pins:
	- Differential SSTL and HSTL
	- LVDS—Receiver (RX), transmitter (TX), or bidirectional (RX/TX)
	- MIPI lane I/O—Receiver (RX) or transmitter (TX)

Figure 22: HSIO Buffer Block Diagram

Important: When you are using an HSIO pin as a GPIO, make sure to leave at least 1 pair of unassigned HSIO pins between any GPIO and LVDS or MIPI lane pins. This rule applies for pins on each side of the device (top, bottom, left, right). This separation reduces noise. The Efinity software issues an error if you do not leave this separation.

HSIO Configured as GPIO

You can configure each HSIO block as two GPIO (single-ended) or one GPIO (differential).

Table 12: HSIO Block Configured as GPIO Signals (Interface to FPGA Fabric)

Table 13: GPIO Pads

The signal path from the pad through the I/O buffer changes depending on the I/O standard you are using. The following figures show the paths for the supported standards. The blue highlight indicates the path.

Figure 24: I/O Buffer Path for LVCMOS

When using an HSIO with the HSTL or SSTL I/O standards, you must configure an I/O pad of the standard's input path as a VREF pin. There is one programmable VREF per I/O bank.

Important: When configuring an I/O pad of the standard's input path as a VREF pin, you must use the VREF from the same physical I/O bank even when the I/O banks are merged to share a common VCCIO pin.

Figure 25: I/O Buffer Path for HSTL and SSTL

When using an HSIO with the differential HSTL or differential SSTL standard, you must use both GPIO resources in the HSIO. You use the core interface pins associated with the P resource.

HSIO Configured as LVDS

You can configure each HSIO block in RX, TX, or bidirectional LVDS mode. As LVDS, the HSIO has these features:

- Programmable V_{OD} , depending on the I/O standard used.
- Programmable pre-emphasis.
- Up to 1.3 Gbps.
- Programmable 100 Ω termination to save power (you can enable or disable it at runtime).
- LVDS input enable to dynamically enable/disable the LVDS input.
- Support for full rate or half rate serialization.
- Up to 10-bit serialization to support protocols such as 8b10b encoding.
- Programmable delay chains.
- Optional 8-word FIFO for crossing from the parallel (slow) clock to the user's core clock to help close timing (RX only).
- Dynamic phase alignment (DPA) that automatically eliminates skew for clock to data channels and data to data channels by adjusting a delay chain setting so that data is sampled at the center of the bit period. The DPA supports full-rate serialization mode only.
Table 14: Full and Half Rate Serialization

Mode	Description	Example	
Full rate clock	In full rate mode, the fast clock runs at the same frequency as the data and captures data on the positive clock edge.	Data rate: 800 Mbps Serialization/Deserialization factor: 8 Slow clock frequency: 100 Mhz (800 Mbps / 8) Fast clock frequency: 800 Mhz	
Half rate clock	In half rate mode, the fast clock runs at half the speed of the data and captures data on both clock edges.	Data rate: 800 Mbps Serialization / Deserialization factor: 8 Slow clock frequency: 100 Mhz (800 Mbps / 8) Fast clock frequency: 400 Mhz (800 / 2)	

You use a PLL to generate the serial (fast) and parallel (slow) clocks for the LVDS pins. The slow clock runs at the data rate divided by the serialization factor.

LVDS RX

You can configure an HSIO block as one LVDS RX signal.

Figure 27: LVDS RX Interface Block Diagram

Signal	Direction	Clock Domain	Description	
I[9:0]	Output	SLOWCLK	Parallel input data to the core. The width is programmable.	
ALT	Output		Alternate input, only available for an LVDS RX resource in bypass mode (deserialization width is 1; alternate connection type). Alternate connections are PLL_CLKIN, PLL_EXTFB, GCLK, and RCLK.	
SLOWCLK	Input	$\overline{}$	Parallel (slow) clock.	
FASTCLK	Input		Serial (fast) clock.	
FIFO_EMPTY	Output	FIFOCLK	This signal is required when you turn on the Enable Clock Crossing FIFO option Indicates that the FIFO is empty.	
FIFOCLK	Input		This signal is required when you turn on the Enable Clock Crossing FIFO option. Core clock to read from the FIFO.	
FIFO_RD	Input	FIFOCLK	This signal is required when you turn on the Enable Clock Crossing FIFO option. Enables FIFO to read.	
RST	Input	FIFOCLK SLOWCLK	(Optional) This signal is available when deserialization is enabled. Asynchronous. Resets the FIFO and deserializer. If the FIFO is enabled, it is relative to FIFOCLK; otherwise it is relative to SLOWCLK.	
ENA	Input		Dynamically enable or disable the LVDS input buffer. Can save power when disabled. 1: Enabled 0: Disabled	
TERM	Input		The signal is available when dynamic termination is enabled. Enables or disables termination in dynamic termination mode. 1: Enabled 0: Disabled	
LOCK	Output		(Optional) This signal is available when you set Delay Mode to dpa. Indicates that the DPA has achieved training lock and data can be passed.	
DLY_ENA	Input	SLOWCLK	This signal is required when you set Delay Mode to dynamic or dpa. Enable the dynamic delay control or the DPA circuit, depending on the LVDS RX delay settings.	
DLY_INC	Input	SLOWCLK	This signal is required when you set Delay Mode to dynamic. Dynamic delay control. Cannot be used with DPA enabled. When DLY_ENA is 1: 1: Increments 0: Decrements	
DLY_RST	Input	SLOWCLK	(Optional) This signal is available when you set Delay Mode to dpa or dynamic. Reset the delay counter or the DPA circuit, depending on the LVDS RX delay settings.	
DBG[5:0]	Output	SLOWCLK	DPA debug pin. Outputs the final delay chain settings when DPA achieved lock.	

Table 15: LVDS RX Signals (Interface to FPGA Fabric)

The following waveform shows the relationship between the fast clock, slow clock, RX data coming in from the pad, and byte-aligned data to the core.

Figure 28: LVDS RX Timing Example Serialization Width of 8 (Half Rate)

I is byte-aligned data passed to the core on the rising edge of SLOWCLK.

Note: For LVDS RX interfaces with multiple LVDS RX lanes and an LVDS RX clock input, use the LVDS RX blocks from the same side of the FPGA to minimize skew between data lanes and RX clock input.

LVDS TX

Ť.

You can configure an HSIO block as one LVDS TX signal. LVDS TX can be used in the serial data output mode or reference clock output mode.

Figure 29: LVDS TX Interface Block Diagram

Table 16: LVDS TX Signals (Interface to FPGA Fabric)

The following waveform shows the relationship between the fast clock, slow clock, TX data going to the pad, and byte-aligned data from the core.

Figure 30: LVDS Timing Example Serialization Width of 8 (Half Rate)

 (i)

Note: For LVDS TX interfaces with multiple LVDS TX lanes and an LVDS TX reference clock output, use the LVDS TX blocks from the same side of the FPGA to minimize skew between data lanes and TX reference clock output.

LVDS Bidirectional

You can configure an HSIO block as one LVDS bidirectional signal. You must use the same serialization for the RX and TX.

LVDS Pads

Table 18: LVDS Pads

HSIO Configured as MIPI Lane

You can configure the HSIO block as a MIPI RX or TX lane. The block supports bidirectional data lane, unidirectional data lane, and unidirectional clock lane which can run at speeds up to 1.3 Gbps. The MIPI lane operates in high-speed (HS) and low-power (LP) modes. In HS mode, the HSIO block transmits or receives data with x8 serializer/deserializer. In LP mode, it transmits or receives data without deserializer/serializer.

The MIPI lane block does not include the MIPI D-PHY core logic. A full MIPI D-PHY solution requires:

- Multiple MIPI RX or TX lanes (at least a clock lane and a data lane)
- Soft MIPI D-PHY IP core programmed into the FPGA fabric

The MIPI D-PHY standard is a point-to-point protocol with one endpoint (TX) responsible for initiating and controlling communication. Often, the standard is unidirectional, but when implementing the MIPI DSI protocol, you can use one TX data lane for LP bidirectional communication.

The protocol is source synchronous with one clock lane and 1, 2, 4, or 8 data lanes. The number of lanes available depends on which package you are using. A dedicated HSIO block is assigned on the RX interface as a clock lane while the clock lane for TX interface can use any of the HSIO block in the group.

MIPI RX Lane

In RX mode, the HS (fast) clock comes in on the MIPI clock lane and is divided down to generate the slow clock. The fast and slow clocks are then passed to neighboring HSIO blocks to be used for the MIPI data lanes.

The data lane fast and slow clocks must be driven by a clock lane in the same MIPI group (dedicated buses drive from the clock lane to the neighboring data lanes).

The MIPI RX function is defined as:

Table 19: MIPI RX Function

MIPI RX Function	Description
RX_DATA_xy_zz	MIPI RX Data Lane. You can use any data lanes within the same group to form multiple lanes of MIPI RX channel.
	$x = P$ or N
	$y = 0$ to 7 data lanes (Up to 8 data lanes per channel)
	zz = 10 to 117 MIPI RX channel (Up to 18 MIPI RX channels)
RX CLK x zz	MIPI RX Clock Lane. One clock lane is required for each MIPI RX channel.
	$x = P$ or N
	zz = 10 to 117 MIPI RX channel (Up to 18 MIPI RX channels)

Figure 32: MIPI RX Lane Block Diagram

1. These signals are in the primitive, but the software automatically connects them for you.

Table 20: MIPI RX Lane Signals

Interface to MIPI soft CSI/DSI controller with D-PHY in FPGA Fabric

 (4) These signals are in the primitive, but the software automatically connects them for you.

The clock lane generates the fast clock and slow clock for the RX data lanes within the interface group. It also generates a clock which is divided by 4 that feeds the global network. The following figure shows the clock connections between the clock and data lanes.

Figure 33: Connections for Clock and RX Data Lane in the Same MIPI RX Channel

1. The software automatically connects this signal for you.

MIPI TX Lane

In TX mode, a PLL generates the parallel and serial clocks and passes them to the clock and data lanes.

Table 21: MIPI TX Lane Signals

Interface to MIPI soft CSI/DSI controller with D-PHY in FPGA fabric

MIPI Lane Pads

Table 22: MIPI Lane Pads

I/O Banks

Efinix FPGAs have input/output (I/O) banks for general-purpose usage. Each I/O bank has independent power pins. The number and voltages supported vary by FPGA and package.

Some I/O banks are merged at the package level by sharing VCCIO pins, these are called merged banks. Merged banks have underscores (_) between banks in the VCCIO name (e.g., 1B 1C means VCCIO for bank 1B and 1C are connected). Some of the banks in a merged bank may not have available user I/Os in the package. The following table lists banks that have available user I/Os in a package.

Table 23: I/O Banks by Package

Package	I/O Banks	Voltage (V)	Dynamic Voltage Support	DDIO Support	Merged Banks
N676	2A, 2B, 2C, 4A, 4B	1.2, 1.35, 1.5, 1.8		All	
	BLO, BL1, BL2, BL3, BRO, BR1, TL2, TL3, TR1, TR2, TR3, TR5	1.8, 2.5, 3.0, 3.3		All	

DDR DRAM Interface

Important: All information is preliminary and pending definition.

The DDR PHY interface supports LPDDR4 memories with x32 DQ widths and a memory controller hard IP block. The memory controller provides two full-duplex AXI4 buses to communicate with the FPGA core.

Note: The DDR PHY and controller are hard blocks; you cannot bypass the DDR DRAM memory controller to access the PHY directly for non-DDR memory controller applications.

Figure 35: DDR DRAM Block Diagram

Ť

Note: The PLL reference clock must be driven by I/O pads. The Efinity software issues a warning if you do not connect the reference clock to an I/O pad. (Using the clock tree may induce additional jitter and degrade the DDR performance.)

Additionally, the PLL that clocks the DDR DRAM interface should not use programmable duty cycle, fractional output, or spread-spectrum clocking because these features increase jitter.

Refer to **[About the PLL Interface](#page-0-0)** for more information about the PLL block.

Table 24: DDR DRAM Pads

Table 25: Calibration Resistor Pad

Table 26: Controller Status Signals

Table 27: Configuration Controller Signals

Table 28: AXI4 Global Signals (Interface to FPGA Core Logic)

Table 29: AXI4 Write Response Channel Signals (Interface to FPGA Core Logic)

Table 30: AXI4 Read Data Channel Signals (Interface to FPGA Core Logic)

Table 31: AXI4 Write Data Channel Signals (Interface to FPGA Core Logic)

Table 32: AXI4 Read Address Signals (Interface to FPGA Core Logic)

Signal x is 0 or 1	Direction	Clock Domain	Description	
$AWADDR_x[32:0]$	Input	ACLK x	Write address. It gives the address of the first transfer in a burst transaction.	
AWBURST_ $x[1:0]$	Input	ACLK_x	Burst type. The burst type and the size determine how the address for each transfer within the burst is calculated.	
AWID_ $x[5:0]$	Input	ACLK x	Address ID. This signal identifies the group of address signals.	
AWLEN $x[7:0]$	Input	ACLK x	Burst length. This signal indicates the number of transfers in a burst.	
AWREADY x	Output	ACLK x	Address ready. This signal indicates that the slave is ready to accept an address and associated control signals.	
AWSIZE_ $x[2:0]$	Input	ACLK_x	Burst size. This signal indicates the size of each transfer in the burst.	
AWVALID_x	Input	ACLK_x	Address valid. This signal indicates that the channel is signaling valid address and control information.	
AWLOCK_x	Input	$ACLK_x$	Lock type. This signal provides additional information about the atomic characteristics of the transfer.	
AWAPCMD_x	Input	ACLK x	Write auto-precharge.	
AWQOS x	Input	ACLK x	QoS identifier for write transaction.	
$AWCACHE_x[3:0]$	Input	ACLK_x	Memory type. This signal indicates how transactions are required to progress through a system.	
AWALLSTRB x	Input	ACLK x	Write all strobes asserted. The DDR controller only supports a maximum of 16 AXI beats for write commands using this signal.	
AWCOBUF x	Input	ACLK x	Write coherent bufferable selection.	

Table 33: AXI4 Write Address Signals (Interface to FPGA Core Logic)

DDR DRAM Interface Input Clocks

You only need one clock to drive the DDR DRAM interface block. To select the PLL as the clock source for the DDR DRAM block, choose **CLKIN 0**, **CLKIN 1**, or **CLKIN 2** as the **Clock Source** in the Interface Designer.

Table 34: Input Clocks

CLKOUT3 of the selected PLL drives the DDR DRAM interface block. The clock runs at a quarter of the PHY data rate (for example, 2,000 Mbps requires a 500 MHz clock). You need to instantiate the selected PLL in the Interface Designer and configure the PLL's CLKOUT3 with the required frequency. The Efinity software then connects the PLL's CLKOUT3 signal to the DDR DRAM interface block automatically.

MIPI D-PHY

Important: All information is preliminary and pending definition.

In addition to the HSIO, which you can configure as MIPI RX or TX lanes, Tz100 FPGAs have hardened MIPI D-PHY blocks, each with 4 data lanes and 1 clock lane. The MIPI D-PHY RX and MIPI D-PHY TX can operate independently with dedicated I/O banks.

You can use the hardened MIPI D-PHY blocks along with the HSIO configured as MIPI D-PHY lanes to create systems that aggregate data from many cameras or sensors.

The MIPI TX/RX interface supports the MIPI D-PHY specification v1.1. It has the following features:

- Programmable data lane configuration supporting up to 4 lanes
- High-speed mode supports up to 2.0 Gbps data rates per lane
- Operates in continuous and non-continuous clock modes
- Supports Ultra-Low Power State (ULPS)

MIPI RX D-PHY

The MIPI RX D-PHY is a receiver interface designed to receive data and the control information of MIPI CSI, DSI, or other associated protocols. The MIPI RX D-PHY comprises of one clock lane and up to four data lanes for a single-channel configuration. The MIPI RX D-PHY also interfaces with MIPI-associated protocol controllers via a standard MIPI D-PHY PHY Protocol Interface (PPI) that supports the 8- or 16-bit high-speed receiving data bus.

Figure 37: MIPI RX D-PHY x4 Block Diagram

The status signals provide optional status and error information about the MIPI RX D-PHY interface operation.

Figure 38: MIPI RX D-PHY Interface Block Diagram

Table 35: MIPI RX D-PHY Clocks Signals (Interface to FPGA Fabric)

Table 36: MIPI RX D-PHY Control and Status Signals (Interface to FPGA Fabric)

Table 37: MIPI RX D-PHY High-Speed Mode Signals (Interface to FPGA Fabric)

Table 38: MIPI RX D-PHY Low-Power Data Receive Mode Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Notes
RX_LPDT_ESC	Output		RX_CLK_ESC_LAN0 Lane 0 enter LPDT RX Mode.
RX_DATA_ESC[7:0]	Output		RX_CLK_ESC_LAN0 Lane 0 LPDT RX Data.
RX_VALID_ESC	Output		RX_CLK_ESC_LAN0 Lane 0 LPDT RX Data Valid.
ERR SYNC ESC	Output	N/A	Lane 0 LPDT RX Data Sync. Error.
TX LPDT ESC	Input	TX CLK ESC	Lane 0 Enter LPDT TX Mode.
TX_DATA_ESC [7:0]	Input	TX CLK ESC	Lane 0 LPDT TX Data.
TX VALID ESC	Input	TX CLK ESC	Lane 0 LPDT TX Data Valid.
TX_READY_ESC	Output	TX CLK ESC	Lane 0 LDPT TX Data Ready.

Table 39: MIPI RX D-PHY ULP Sleep Mode Signals (Interface to FPGA Fabric)

Table 40: MIPI RX D-PHY Pads

MIPI TX D-PHY

The MIPI TX D-PHY is a transmitter interface designed to transmit data and the control information of MIPI CSI, DSI, or other associated protocols. The MIPI TX D-PHY comprises of one clock lane and up to four data lanes for a single-channel configuration. The MIPI TX D-PHY also interfaces with MIPI-associated protocol controllers via a standard MIPI D-PHY PPI that supports the 8- or 16-bit high-speed receiving data bus.

The MIPI TX D-PHY block requires an escape clock (TX_CLK_ESC) for use when the MIPI interface is in escape (low-power) mode, which runs up to 20 MHz.

Note: Efinix recommends that you set the escape clock frequency as close to 20 MHz as possible.

Note: GPIO block is the default reference clock source. However, the PLL and core clock out can also be set as the reference clock source.

Table 41: MIPI TX D-PHY Clocks Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Notes
REF CLK	Input	N/A	Reference Clock. The clock must be between 12 MHz to 52 MHz.
TX CLK ESC	Input	N/A	Escape Mode Transmit Clock, used to generate escape sequence. The clock must be less than 20 MHz.
RX CLK ESC	Output	N/A	Escape Mode Receive Clock (lane 0 only)
WORD CLKOUT HS	Output	N/A	HS Transmit Byte/Word Clock. This signal must be 1/8 of the bit-rate in normal 8-bit HS-PPI D- PHY mode, or 1/16 of the bit-rate in 16-bit PHY mode.

Table 42: MIPI TX D-PHY Control and Status Signals (Interface to FPGA Fabric)

Table 44: MIPI TX D-PHY High Speed Mode Signals (Interface to FPGA Fabric)

Table 45: MIPI TX D-PHY Low-Power Data Receive Mode Signals (Interface to FPGA Fabric)

Table 46: MIPI TX D-PHY ULP Sleep Mode (Interface to FPGA Fabric)

Table 47: MIPI TX D-PHY Pads

Oscillator

The Tz100 has One low-frequency oscillator tailored for low-power operation. The oscillator runs at a nominal frequency of 10, 20, 40, or 80 MHz. You can use the oscillator to perform always-on functions with the lowest power possible. It's output clock is available to the core. You can enable or disable the oscillator to allow power savings when not in use. The oscillator has:

- An output duty cycle of 45% to 55%.
- A \pm 20% frequency variation from device to device.

Fractional PLL

Tz100 FPGAs have 9 PLLs to synthesize clock frequencies. The PLLs are located in the corners of the FPGA. You can use the PLL to compensate for clock skew/delay via external or internal feedback to meet timing requirements in advanced applications. The PLL reference clock has up to four sources. You can dynamically select the PLL reference clock with the CLKSEL port. (Hold the PLL in reset when dynamically selecting the reference clock source.)

Tz100 FPGAs also support dynamic reconfiguration, programmable duty cycle, a fractional output divider, and spread-spectrum clocking. These features are described in later sections. The PLL consists of a pre-divider counter (N counter), a feedback multiplier counter (M counter), a post-divider counter (O counter), and output dividers (C). A delta sigma modulator supports the fractional output divider features.

At startup, Efinix recommends that you hold the PLL in reset until the PLL's reference clock source is stable.

Note: You can cascade the PLLs in Tz100 FPGAs. To avoid the PLL losing lock, Efinix recommends that you do not cascade more than two PLLs.

At startup, Efinix recommends resetting all cascaded PLLs. Hold the first PLL in reset until the PLL's reference clock source is stable. Hold the cascaded PLLs in reset until the previous PLL is locked.

Cascaded PLLs do not need a 50% duty cycle on the reference clock. However, the clock needs to meet the PLL minimum pulse width as specified in the data sheet.

Figure 41: PLL Block Diagram

The counter settings define the PLL output frequency:

Î.

Note: Refer to the PLL Timing and AC [Characteristics](#page-100-0) on page 101 for F_{VCO}, F_{OUT}. F_{IN}, F_{PLL}, and F_{PFD} values.

Table 48: PLL Signals (Interface to FPGA Fabric)

Table 49: PLL Reference Clock Resource Assignments (N676)

Programmable Duty Cycle

Tz100 FPGAs support a programmable duty cycle on the CLKOUT1 signal. A programmable duty cycle means that the clock's highs and lows can be different lengths (see **[Figure 43](#page-64-0)** on page 65).

If you turn on output clock inversion, the duty cycle setting is applied before the clock is inverted.

Figure 43: Programmable Duty Cycle Example

Important: You cannot use the programmable duty cycle at the same time as the fractional output divider.

Fractional Output Divider

Tz100 FPGAs have a fractional output divider, i.e., you can use an output divider that has a fractional part and an integer part. The advantage of the fractional part is that you can potentially get the clock output signals closer to a desired frequency.

Important: You cannot use the fractional output divider at the same time as the programmable duty cycle.

> To use this feature you choose local feedback mode in the Interface Designer and specify the fractional options. The PLL feeds CLKOUT1 back into the M counter, which causes the fractional part to propagate to all of the clock output signals.

Important: When using CLKOUT1 for fractional feedback, you cannot use the output from CLKOUT1 as a clock source for your design.

Spread-Spectrum Clocking

Tz100 FPGAs feature spread-spectrum clocking (SSC) with a modulation frequency from 30 kHz to 33 kHz and a modulation amplitude up to 0.5%.

Figure 44: Supported Modulation Types

Important: To use SSC, you must also enable fractional feedback mode. Refer to "Programmable Duty Cycle and Fractional Feedback" in the **[Topaz Interfaces User Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TzINTF)** .

Dynamic PLL Reconfiguration

Tz100 FPGAs support dynamic reconfiguration via signals from the core. You can reconfigure most of the PLL's internal blocks, including:

- N, M, and O counters
- Delta sigma modulator
- Output dividers
- Phase shift
- Output delay
- Inversion on the clock outputs

Dynamic Phase Shift

Tz100 FPGAs support a dynamic phase shift where you can adjust the phase shift of each output dynamically in user mode by up to 3.5 F_{PLL} cycles. For example, to phase shift a 400 MHz clock by 90-degree, configure the PLL to have a F_{PLL} frequency of 800 MHz, set the output counter division to 2, and set $SHIFT$ [2:0] to 001.

Implementing Dynamic Phase Shift

Use these steps to implement the dynamic phase shift:

- **1.** Write the new phase setting into SHIFT[2:0].
- **2.** After 1 clock cycle of the targeted output clock that you want to shift, assert the SHIFT_SEL[*n*] and SHIFT_ENA signals.
- **3.** Hold SHIFT_ENA and SHIFT_SEL[*n*] high for a minimum period of 4 clock cycles of the targeted output clock.
- **4.** De-assert SHIFT_ENA and SHIFT_SEL[*n*]. Wait for at least 4 clock cycles of the targeted output clock before asserting SHIFT_ENA and SHIFT_SEL[*n*] again.

Note: *n* in SHIFT_SEL[*n*] represents the output clock that you intend to add phase shift.

The following waveforms describe the signals for a single phase shift and consecutive multiple phase shifts.

Figure 46: Consecutive Dynamic Phase Shift Waveform Example for CLKOUT1

Spread-Spectrum Clocking PLL

The Tz100 MIPI D-PHY interface includes a spread-spectrum clocking (SSC) PLL that spreads or varies the signal spectrum around the ideal clock frequency. If you are not using the MIPI D-PHY TX interface for MIPI signals, you can use the SSC PLL as another clock source.

The PLL consists of a pre-divider counter (N counter), a feedback multiplier counter (M counter), a post-divider counter (O counter), and output divider (C). You cannot modify the

counter settings. Instead, you specify the output frequency you want and the reference clock frequency. If the SSC PLL cannot exactly match the output frequency, it displays (and uses) the frequency that is closest to your setting.

By default, the SSC PLL acts as a regular PLL. You enable the spread-spectrum clocking by turning on the **Enable Spread Spectrum Clock (SSC)** option in the Interface Designer.

Figure 47: SSC PLL Block Diagram

Figure 48: SSC PLL Interface Block Diagram

Table 50: SSC PLL Signals (Interface to FPGA Fabric)

Hardened RISC-V Block Interface

Important: All information is preliminary and pending definition.

Tz100 FPGAs have a hardened RISC-V block with a 32-bit CPU featuring the ISA RISCV32I with M, A, C, F, and D extensions, and six pipeline stages (fetch, injector, decode, execute, memory, and writeback). The hard processor has 4 CPUs each with a dedicated FPU and custom instructions. The processor supports the standard RISC-V debug specification with 8 hardware breakpoints as well as machine and supervisor privileged mode, and Linux MMU SV32 page-based virtual memory.

This topic provides an overview of the hardened RISC-V block and the signals that connect to the Tz100's core fabric and interfaces. For complete details on the processor and it's specifications, refer to the **[Sapphire High-Performance SoC Data Sheet](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=SAPPHIREHPBDS)**.

Figure 50: Hardened RISC-V Block Diagram

The hardened RISC-V block is connected directly to port 1 on the hard LPDDR4 controller; therefore, you do not need to implement those connections. Your design should implement the other interface blocks as needed.

Note: See the **[Topaz Interfaces User Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TzINTF)** for more details.

Ť.

The PLLs that can feed the RISC-V system clock are BL0 CLOCKOUT1, BL1 CLOCKOUT2, or BL2 CLOCKOUT1.

The PLLs that can feed the RISC-V memory clock are BL0 CLKOUT2, BL1 CLKOUT1, or BL2 CLKOUT2.

Note: The PLL that clocks the hardened RISC-V block should not use fractional output or spread-spectrum clocking because these features increase jitter.

AXI4 Slave Interface for Peripherals

The AXI slave interface connects to user-defined peripherals through an AXI interconnect bus. You use the IP Manager to build the AXI interconnect and peripherals.

Table 51: AXI Interrupt

Port	Direction	Clock Domain
' AXIAINTFRRUPT	Jutput	io_peripheralClk

Table 52: AXI Slave Read Address Channel

Table 53: AXI Slave Write Address Channel

Table 54: AXI Slave Write Response Channel

Table 55: AXI Slave Read Data Channel

Table 56: AXI Slave Write Data Channel

AXI Interface to DMA

This AXI master interface has a 128-bit data channel to connect to the DMA controller IP core.

Table 57: Clock and Reset

Table 58: AXI Master Read Address Channel

Table 59: AXI Master Write Address Channel

Table 60: AXI Master Write Response Channel

Table 61: AXI Master Read Data Channel

Table 62: AXI Master Write Data Channel

JTAG Signals

The hardened RISC-V block includes two sets of JTAG signals. The soft JTAG connects to I/ O blocks while the hard JTAG connects to the JTAG User TAP interface block.

Table 63: Soft JTAG Ports

Table 64: Hard JTAG Ports

Custom Instruction Signals

The hardened RISC-V interface has two 32-bit custom instruction interfaces for each CPU. The custom instructions use a type R opcode.

Table 65: Custom Instructions

Where *n* is 0, 1, 2, or 3 for the CPU number.

User Interrupt Signals

Table 66: User Interrupts

Where *n* is a letter A-X.

Clock Signals

Table 67: Reset

Reset Signals

Table 68: Reset

Transceiver Interface

The Tz100 high-speed transceiver interface is a multi-protocol, full duplex transceiver that supports data rates from 1.25 Gbps to 12.5 Gbps. It supports the PCIe 3.0, SGMII, and 10GBase-KR protocols as well as a PMA Direct mode. You can use it in x1, x2, or x4 configuration.

f.

Note: The Tz100 FPGA has 2 transceiver quads, and each quad has 4 lanes. All quads support SGMII, 10GBase-KR, and PMA Direct. 1 quad supports PCIe.

Table 69: Supported Protocols

Figure 53: Transceiver Used as SGMII, 10GBase-KR, or PMA Direct

The PCS supports SGMII, 10GBase-KR, or PMA Direct for each lane

Single-Event Upset Detection

The Tz100 FPGA has a hard block for detecting single-event upset (SEU). The SEU detection feature has two modes:

- *Auto mode*—The Tz100 control block periodically runs SEU error checks and flags if it detects an error. You can configure the interval time between SEU checks.
- *Manual mode*—The user design runs the check.

In both modes, the user design is responsible for deciding whether to reconfigure the Tz100 when an error is detected.

Learn more: For more information on using the SEU detection feature, refer to the **[Topaz Interfaces User](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZINTF) [Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-TZINTF)**.

Internal Reconfiguration Block

The Tz100 FPGAs have built-in hardware that supports an internal reconfiguration feature. The Tz100 can reconfigure itself from a bitstream image stored in flash memory.

Security Feature

The FPGA security feature includes:

- Intellectual property protection using bitstream encryption with the AES-GCM-256 algorithm
- Anti-tampering support using asymmetric bitstream authentication with the RSA-4096 algorithm

Important: You cannot enable the FPGA security features when using compressed bitstreams.

You can enable encryption, authentication, or both. You enable the security features at the project level.

Figure 54: Security Flow

Bitstream Encryption

Symmetric bitstream encryption uses a 256-bit key and the AES-GCM-256 algorithm. You create the key and then use it to encrypt the bitstream. You also need to store the key into the FPGA's fuses. During configuration, the built-in AES-GCM-256 engine decrypts the encrypted configuration bitstream using the stored key. Without the correct key, the bitstream decryption process cannot recover the original bitstream.

Bitstream Authentication

For bitstream authentication, you use a public/private key pair and the RSA-4096 algorithm. You create a public/private key pair and sign the bitstream with the private key. Then, you save a hashed version of the public key into fuses in the FPGA. During configuration, the FPGA validates the signature on the bitstream using the public key.

If the signature is valid, the FPGA knows that the bitstream came from a trusted source and has not been altered by a third party. The FPGA continues configuring normally and goes into user mode. If the signature is invalid, the FPGA stops configuration and does not go into user mode.

The private key remains on your computer and is not shared with anyone. The FPGA only has the public key: the bitstream contains the public key data and a signature, while the fuses contain a hashed public key. You can only sign the bitstream with the private key. An attacker cannot re-sign a tampered bitstream without the private key.

Disabling JTAG Access

Tz100 FPGA's support JTAG blocking, which disables JTAG access to the FPGA by blowing a fuse. Once the fuse is blown, you cannot perform any JTAG operation except for reading the FPGA IDCODE, reading DEVICE_STATUS, using SAMPLE/PRELOAD, and enabling BYPASS mode. To fully secure the FPGA, you **must** blow the JTAG fuse.

If you still want to use the JTAG interface for debugging, you can use the **DISABLE_EFUSE_ONLY** option, which permanently disables the JTAG efuse instructions only. Other JTAG instructions are not affected, for example, you can still perform debugging. Refer to "Using the Efinity Bitstream Security Key Generator" in the **[Efinity](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-EFN-SOFTWARE) [Software User Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=UG-EFN-SOFTWARE)** for more information.

Important: Once you disable JTAG by blowing the fuse, however, you cannot use JTAG ever again in that FPGA (except for IDCODE, DEVICE STATUS, SAMPLE/PRELOAD, and BYPASS). So blowing this fuse should be the very last step in your manufacturing process.

Fuse Programming Requirements

Important: The VQPS supply current requires a minimum of 100 mA.

To program the security fuses in FPGA, follow these requirements:

- During fuse programming, avoid device configuration and other JTAG operations that are not related to fuse programming.
- Ramp up the $VQPS$ pin only after all other power supplies have ramped to their nominal voltages. The VQPS ramp rate follows the requirements shown in **[Table 77: Power](#page-89-0) [Supply Ramp Rates](#page-89-0)** on page 90.
- After powering up the VQPS pin, wait for a minimum of 10 ms before issuing JTAG instructions for fuse programming.
- After completing fuse programming through JTAG, wait for a minimum of 10 ms before powering down the VQPS pin.
- If required, other power supplies can be powered down only after the VQPS pin has been powered down below 25 % of its nominal voltage level.

Figure 55: Fuse Programming Waveform

Ţ

Important: The SPI bus must be inactive during fuse programming.

The EXT CONFIG CLK pin must be inactive during fuse programming.

Power Sequence

Important: You **must** follow the power-up and power-down sequence when powering Topaz FPGAs.

Power-Up Sequence

Figure 56: Power-Up Sequence

the security fuses for the Tz100 FPGA on your board.

2. Power up supplies in group 1 first. You can power up these supplies in any sequence.

Important: Ensure the power ramp rate is within the values shown in **[Table](#page-89-0) 77: Power [Supply](#page-89-0) Ramp Rates** on page 90.

- **3.** Power up the group 2 supplies in any sequence at a minimum delay of 10 μ s after group 1 supplies have reached 90% of their nominal voltage levels.
- **4.** If you are using transceivers, the external reference clock must be ready before CRESET N is released.
- **5.** Release the CRESET N input to high at a minimum delay of 10 μ s after all supplies have reached 90% of their nominal voltage levels.
- **6.** FPGA configuration can begin after there has been:
	- A 4.5 ms minimum delay after all supplies have reached at least 90% of their nominal voltage.
	- A t_{DMIN} minimum delay after CRESET_N goes high (see [SPI Passive Mode](#page-104-0) on page 105 and **[JTAG Mode](#page-102-0)** on page 103 for the delay specification).

Note: With the configuration bitstream stored in the SPI flash device and the SPI active hardware connection properly established, the SPI active configuration automatically starts after the CRESET_N signal transitions from low to high.

Table 70: Power-Up Groups

Ť

Î.

If you are blowing the security fuses, refer to **Fuse Programming [Requirements](#page-81-0)** on page 82.

Note: Some DDR DRAM devices have a specific power-up sequence requirement. Ensure this requirement is met when the FPGA and memory share a power supply.

⁽⁵⁾ The transceiver supplies can be powered up in any sequence.

Unused Resource/Feature	Pin	Note
PLL	VCCA	Connect to VCC.
HSIO Bank	VCCIO	Connect to either 1.2 V, 1.35 V, 1.5 V, or 1.8 V.
HVIO Bank	VCCIO33	Connect to either 1.8 V, 2.5 V, 3.0 V, or 3.3 V.
MIPI	VCC18A_MIPI_TX VCC18A_MIPI_RX	Connect to VCC.
DDR	VDD PHY	Leave unconnected.
	VDDPLL_MCB_TOP_PHY	Leave unconnected.
	VDDQ PHY	Leave unconnected.
	VDDQX_PHY	Leave unconnected.
	VDDQ_CK_PHY	Leave unconnected.
Hardened RISC-V block	VDD_SOC	Leave unconnected.
Transceivers	VCC_SERDES	Leave unconnected.
	VDDA_C_Q VDDA_D_Q VDDA_H_Q	Leave unconnected.
Security (Fuse Blowing)	VQPS	Connect to GND.

Table 71: Connection Requirements for Unused Resources and Features

Power-Down Sequence

There is no specific power-down sequence for Tz100 FPGAs. However, the VQPS power supply **must** follow the specifications in **[Fuse Programming Requirements](#page-81-0)** on page 82.

Power Supply Current Transient

You may observe an inrush current on the dedicated power rail during power-up. You must ensure that the power supplies selected in your board meets the current requirement during power-up and the estimated current during user mode. Use the Power Estimator to calculate the estimated current during user mode.

 (6) Preliminary

Configuration

The Tz100 FPGA contains volatile Configuration RAM (CRAM). The user must configure the CRAM for the desired logic function upon power-up and before the FPGA enters normal operation. The FPGA's control block manages the configuration process and uses a bitstream to program the CRAM. The Efinity® software generates the bitstream, which is design dependent. You can configure the Tz100 FPGA(s) in SPI active, SPI passive, or JTAG mode.

In active mode, the FPGA controls the configuration process. The configuration clock can either be provided by an oscillator circuit within the FPGA or an external clock connected to the EXT_CONFIG_CLK pin. The bitstream is typically stored in an external serial flash device, which provides the bitstream when the FPGA requests it.

The control block sends out the instruction and address to read the configuration data. First, it issues a release from power-down instruction to wake up the external SPI flash. Then, it waits for at least 30 μ s before issuing a fast read command to read the content of SPI flash from address 24h'000000 for 3-byte addressing mode or 32'h00000000 for 4-byte addressing mode.

In passive mode, the FPGA is the slave and relies on an external master to provide the control, bitstream, and clock for configuration. Typically the master is a microcontroller or another FPGA in active mode. The controller must wait for at least 32 μs after CRESET is deasserted before it can send the bitstream.

In JTAG mode, you configure the FPGA via the JTAG interface.

Note: Tz100 FPGAs have a JTAG_VCCIO_SEL pin that selects the voltage to use for JTAG. Refer to **[Pinout](#page-106-0) [Description](#page-106-0)** on page 107 for more details.

Supported Configuration Modes

Table 73: Tz100 Configuration Modes by Package

⁽⁷⁾ Not supported when security mode is enabled.

Characteristics and Timing

The following table shows the specification status for Tz100 packages.

Table 74: Package Status

DC and Switching Characteristics

Important: All specifications are preliminary and pending hardware characterization.

Table 75: Absolute Maximum Ratings [\(8\)](#page-87-0)

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

⁽⁸⁾ Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.

Table 76: Recommended Operating Conditions [\(8\)](#page-87-0)

Symbol	Description	Min	Typ	Max	Units
VCC	Core power supply.	0.92	0.95	0.98	\vee
VCCA	PLL analog power supply.	0.92	0.95	0.98	\vee
VDD_SOC	Hardened RISC-V block power supply.	0.92	0.95	0.98	V
VCCAUX	1.8 V auxiliary power supply.	1.75	1.8	1.85	\vee
VQPS	1.8 V security fuse supply.	1.71	1.8	1.89	\vee
VCCIO	1.2 V HSIO bank power supply.	1.14	1.2	1.26	\vee
	1.35 V HSIO bank power supply	1.283	1.35	1.417	V
	1.5 V HSIO bank power supply.	1.425	1.5	1.575	\vee
	1.8 V HSIO bank power supply.	1.71	1.8	1.89	\vee
VCCIO33	1.8 V HVIO bank power supply.	1.71	1.8	1.89	\vee
	2.5 V HVIO bank power supply.	2.375	2.5	2.625	\vee
	3.0 V HVIO bank power supply.	2.85	3.0	3.15	\vee
	3.3 V HVIO bank power supply.	3.135	3.3	3.465	\vee
VCC18A MIPI_TX	1.8 V analog power supply for MIPI TX.	1.71	1.8	1.89	\vee
VCC18A_MIPI_RX	1.8 V analog power supply for MIPI RX.	1.71	1.8	1.89	\vee
VDD_PHY	LPDDR4 digital power supply.	0.82	0.85	0.88	V
VDDPLL_MCB_TOP_PHY	LPDDR4 PLL power supply.	0.82	0.85	0.88	V
VDDQ_PHY	LPDDR4 I/O power supply.	1.06	1.1	1.17	\vee
VDDQX_PHY	LPDDR4 I/O pre-driver power supply.	1.06	1.1	1.17	\vee
VDDQ_CK_PHY	LPDDR4 I/O power supply for clock.	1.06	1.1	1.17	V
VCC_SERDES	Transceiver digital PCS and PCIe controller power supplies.	0.82	0.85	0.88	\vee
VDDA_C_Q	Transceiver analog bias power supply.	0.82	0.85	0.88	\vee
VDDA_D_Q	Transceiver digital and analog data path power supplies.	0.82	0.85	0.88	V
VDDA_H_Q	Transceiver analog power supply (for low power)	(10)	1.5	(10)	\vee

 $\frac{(9)}{100}$ Should not exceed a total of 100 mA per bank

⁽¹⁰⁾ Pending characterization.

Table 77: Power Supply Ramp Rates

Table 78: HVIO DC Electrical Characteristics

Table 79: HVIO DC Electrical Characteristics

⁽¹¹⁾ For input pins with Schmitt Trigger enabled

Table 80: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 81: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 83: HSIO Pins Configured as Differential HSTL I/O Electrical Characteristics

Table 84: HSIO Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 85: Supported HVIO Drive Strength

Table 86: Supported HSIO Drive Strength

⁽¹²⁾ For LVCMOS input pins with Schmitt Trigger enabled

Table 87: Maximum Toggle Rate

Table 88: HVIO Internal Weak Pull-Up and Pull-Down Resistance

Table 89: HSIO Internal Weak Pull-Up and Pull-Down Resistance

CDONE and CRESET_N also have an internal weak pull-up with these values.

I/O Standard	Internal Pull-Up			Internal Pull-Down			Units
	Min	Typ	Max	Min	Typ	Max	
1.8 V LVCMOS, HSTL, SSTL	18	27	47	18	27	47	kΩ
1.5 V LVCMOS, HSTL, SSTL	22	38	65	22	38	65	$k\Omega$
1.35 V SSTL	30	52	100	30	52	100	kΩ
1.2 V LVCMOS, HSTL, SSTL	40	66	135	40	66	135	kΩ

⁽¹³⁾ The maximum toggle rate is dependent on the drive strength and external load conditions. Perform IBIS simulation to

determine the optimal drive strength setting to achieve the targeted toggle rate.
⁽¹⁴⁾ All I/O standards are characterized with 5 pF load, except for LVTTL and LVCMOS standards which are characterized with 15 pF load.

Table 90: Single-Ended I/O Programmable Delay Chain Step Size: Static

Table 91: Single-Ended I/O Programmable Delay Chain Step Size: Dynamic

Table 92: Differential I/O Programmable Delay Chain Step Size: Static and Dynamic

Table 93: Block RAM, DSP Block, Gobal Clock Buffer, DPA, and RISC-V Performance

Table 94: MIPI D-PHY Interface Performance

Table 95: LPDDR4 Interface Performance

Table 96: VIH, VIL, VOL, and VOH Specifications for LPDDR4

HSIO Electrical and Timing Specifications

The HSIO pins comply with the LVDS EIA/TIA-644 electrical specifications.

Important: All specifications are preliminary and pending hardware characterization.

HSIO as LVDS, Sub-LVDS, Bus-LVDS, RSDS, Mini LVDS, and SLVS

Parameter Description Test Conditions Min Typ Max Unit LVDS TX V_{CCIO} | LVDS transmitter voltage supply | \qquad - \qquad | 1.71 | 1.8 | 1.89 | V V_{OD} \vert Output differential voltage \vert RL = 100 Ω 200 \vert 350 \vert 450 \vert mV Δ VOD Change in VOD – – – 50 mV V_{OCM} | Output common mode voltage | $\qquad \qquad -$ | 1.125 | 1.2 | 1.375 | V Δ VOCM Change in VOCM – – – 50 mV **LVDS RX** V_{ID} | Input differential voltage V_{ID} - \vert 100 \vert - \vert 600 \vert mV V_{ICM} | Input common mode voltage | - | 100 | - | 1,600 | mV (fmax <= 1000 Mbps)

Table 97: HSIO Electrical Specifications when Configured as LVDS

Table 98: HSIO Timing Specifications when Configured as LVDS

Input common mode voltage

(fmax > 1000 Mbps)

 V_i

Input voltage valid range $\begin{vmatrix} 1 & 0 & 0 \\ 0 & 0 & -1 \end{vmatrix}$ and $\begin{vmatrix} 1.89 & 1 \end{vmatrix}$ V

– 700 – 1,400 mV

Table 99: HSIO Electrical Specifications when Configured as Sub-LVDS

Table 100: HSIO Electrical Specifications when Configured as Bus-LVDS

Parameter	Description	Test Conditions	Min	Typ	Max	Unit		
	Bus-LVDS TX							
VCCIO	Voltage supply for LVDS transmitter		1.71	1.8	1.89	\vee		
V_{OD}	Differential output voltage	$RL = 27 \Omega$	200	250	300	mV		
ΔV_{OD}	Static difference of VOD (between 0 and $1)$				50	mV		
V_{OC}	Output common mode voltage		1.125	1.2	1.375	\vee		
ΔV_{OC}	Output common mode voltage offset				50	mV		
Bus-LVDS RX								
V_{ID}	Differential input voltage		100		600	mV		
V_{IC}	Differential input common mode		100		1600	mV		
V_i	Valid input voltage range		0		1.89	V		

Table 101: HSIO Electrical Specifications when Configured as RSDS, Mini LVDS and SLVS

HSIO as High–Speed and Low-Power MIPI Lane

The MIPI transmitter and receiver lanes are compliant to the MIPI Alliance Specification for D-PHY Revision 1.1.

Table 102: HSIO DC Specifications when Configured as High–Speed MIPI TX Lane

Parameter	Description	Min	Typ	Max	Unit
VCCIO	High-speed transmitter voltage supply	1.14	1.2	1.26	\vee
V_{CMTX}	High-speed transmit static common- mode voltage	150	200	250	mV
$ \Delta V_{CMTX} $	V _{CMTX} mismatch when output is Differential-1 or Differential-0			5	mV
$ V_{OD} $	High-speed transmit differential voltage	140	200	270	mV
$ \Delta V_{OD} $	V_{OD} mismatch when output is Differential-1 or Differential-0			14	mV
VOHHS	High-speed output high voltage			360	mV
V_{CMRX}	Common mode voltage for high- speed receive mode	70		330	mV

Table 103: HSIO DC Specifications when Configured as Low–Power MIPI TX Lane

Table 104: HSIO DC Specifications when Configured as High–Speed MIPI RX Lane

Table 105: HSIO DC Specifications when Configured as Low–Power MIPI RX Lane

MIPI Electrical Specifications and Timing

The MIPI D-PHY transmitter and receiver are compliant to the MIPI Alliance Specification for D-PHY Revision 1.1.

Table 106: High–Speed MIPI D–PHY Transmitter (TX) DC Specifications

Parameter	Description	Min	Typ	Max	Unit
V_{CMTX}	High-speed transmit static common-mode voltage	150	200	250	mV
$ \Delta$ V _{CMTX(1,0)}	V _{CMTX} mismatch when output is Differential-1 or Differential-0			5	mV
$ V_{OD} $	High-speed transmit differential voltage	140	200	270	mV
$ \Delta V_{OD} $	VOD mismatch when output is Differential-1 or Differential-0			14	mV
VOHHS	High-speed output high voltage	$\overline{}$		360	mV
Z_{OS}	Single ended output impedance	40	50	60	Ω
ΔZ_{OS}	Single ended output impedance mismatch			20	%

Table 107: High–Speed MIPI D–PHY Transmitter (TX) AC Specifications

Table 108: Low–Power MIPI D–PHY Transmitter (TX) DC Specifications

Table 109: Low-Power MIPI D–PHY Transmitter (TX) AC Specifications

Table 110: High–Speed MIPI D–PHY Receiver (RX) DC Specifications

Table 111: High–Speed MIPI D–PHY Receiver (RX) AC Specifications

Table 112: Low–Power MIPI D–PHY Receiver (RX) DC Specifications

Table 113: Low-Power MIPI D–PHY Receiver (RX) AC Specifications

MIPI Reset Timing

The MIPI RX and TX interfaces have two reset signals (RESET and RST0_N) to reset the D-PHY controller logic. These signals are active low, and you should use them together to reset the MIPI interface.

The following waveform illustrates the minimum time required to reset the MIPI interface.

Figure 58: RESET and RST0_N Timing Diagram

Table 114: MIPI Timing

PLL Timing and AC Characteristics

The following tables describe the PLL timing and AC characteristics.

Table 115: PLL Timing

Table 116: PLL AC Characteristics [\(15\)](#page-100-0)

 (15) Test conditions at nominal voltage and room temperature.

 $\frac{(16)}{12}$ The output jitter specification applies to the PLL jitter when an input jitter of 20 ps is applied.

⁽¹⁷⁾ The output jitter specification applies to the PLL jitter with maximum allowed input jitter of 800 ps.

 $⁽¹⁸⁾$ The period jitter is measured over 10,000 sample size with minimal core and I/O activity.</sup>

 (19) PFD cycle equals to reference clock division divided by reference clock frequency.

Configuration Timing

Important: All specifications are preliminary and pending hardware characterization.

The Tz100 FPGA has the following configuration timing specifications. Timing Parameters Applicable to All Modes

Table 117: All Modes

Ĭ.

Note: The FPGA may go into user mode before t_{USER} has elapsed. However, Efinix recommends that you keep the system interface to the FPGA in reset until t_{USER} has elapsed.

For JTAG programming, the min t_{USER} configuration time is required after CDONE goes high and the FPGA receives the ENTERUSER instruction from the JTAG host (TAP controller in UPDATE_IR state).

JTAG Mode

Table 118: JTAG Mode Timing

Important: The SPI bus must be inactive during JTAG configuration.

The EXT CONFIG CLK pin must be inactive during JTAG configuration.

SPI Active Mode

Figure 60: SPI Active (x1) Timing Sequence

The waveform shows the perspective from the control block without any optional external pull-up or pull-down resistors connected.

Important: The JTAG pins must be inactive during SPI active configuration.

The EXT_CONFIG_CLK pin must be inactive during SPI active configuration if the internal oscillator is selected as the configuration clock source (default).

SPI Passive Mode

Note:

- The waveform shows the perspective from the control block without any optional external pull-up or pull-down resistors connected.
- CDI input data is clocked by CCK. To prevent configuration failure, CCK must stop toggling if the bitstream data becomes invalid. You must resume with the next bitstream data before stopping to continue the configuration.
- CSI must stay high during configuration.
- SSL_N must stay low during configuration.
- Efinix does not recommend connecting multiple slaves on the same SPI bus.

Important: To ensure successful configuration, the microprocessor must continue to supply the configuration clock to the Topaz FPGA for at least 100 cycles after sending the last configuration data.

Table 120: Passive Mode Timing

Important: The JTAG pins must be inactive during SPI passive configuration. The EXT_CONFIG_CLK pin must be inactive during SPI passive configuration.

Pinout Description

The following tables describe the pinouts for power, ground, configuration, and interfaces.

Table 121: Power and Ground Pinouts

xx indicates the bank location.

Table 122: GPIO Pinouts

x indicates the location (T, B, L, or R); *xx* indicates the bank location; *n* indicates the number; *yyyy* indicates the function.

Table 123: Alternate Function Pinouts

n is the number.

Configuration Pins

Table 124: Dedicated Configuration Pins

These pins cannot be used as general-purpose I/O after configuration.

All the pins are in internal weak pull-up during configuration mode except for TCK and TDO.

 (20) CDONE has a drive strength of 12 mA at 1.8 V.

Table 125: Dual-Purpose Configuration Pins

In user mode (after configuration), you can use these dual-purpose pins as general I/O.

Note: Refer to the column Configuration Functions in the pinout file.

Dedicated DDR Pinout

Table 126: Dedicated DDR Pinout

n indicates the number.

 (i)

Dedicated MIPI D-PHY Pinout

Table 127: Dedicated MIPI D-PHY Pinouts

n indicates the number. *L* indicates the lane

Dedicated Transceiver Pinout

Table 128: Dedicated Transceiver Pinout

n indicates the bank number; *L* indicates the lane; *nn* indicates the merged transceiver bank numbers.

Pin States

HVIO pins have an internal pullup (see **[Figure 21](#page-29-0)** on page 30); HSIO configured as GPIO have as internal pull up/down (see **[Figure 23](#page-32-0)** on page 33). The following table shows the pin state during reset, configuration, and when unused in user mode.

Note: For the DDR pin states, refer to the **[Titanium DDR DRAM Block User Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=DDR-DRAM-TI)**.

Table 129: I/O Pin States

As shown in **[Power-Up Sequence](#page-82-0)** on page 83, CRESET_N must be kept low during power up.

Ĥ.

Note: Refer to the following tables for details:

Table 88: HVIO Internal Weak Pull-Up and Pull-Down [Resistance](#page-92-0) on page 93 **Table 89: HSIO Internal Weak Pull-Up and Pull-Down [Resistance](#page-92-1)** on page 93

The following table shows the states for the MIPI D-PHY pins.

Table 130: MIPI D-PHY Pin States

 (21) You can change the default mode to weak pull-down in the Interface Designer.

⁽²²⁾ CSO is driven to 1 when the bitstream is done transmitting.

⁽²³⁾ NSTATUS is driven to 0 if the FPGA detects an incorrect JTAG ID or detects a CRC error.

Tz100 Interface Floorplan

Ť

Note: The numbers in the floorplan figures indicate the HVIO and HSIO number ranges. Some packages may not have all HVIO or HSIO pins in the range bonded out. Refer to the for information on which pins are available in each package.

Efinity Software Support

The Efinity® software provides a complete tool flow from RTL design to bitstream generation, including synthesis, place-and-route, and timing analysis. The software has a graphical user interface (GUI) that provides a visual way to set up projects, run the tool flow, and view results. The software also has a command-line flow and Tcl command console. The Efinity® software supports simulation flows using the ModelSim, NCSim, or free iVerilog simulators. An integrated hardware Debugger with Logic Analyzer and Virtual I/O debug cores helps you probe signals in your design. The software-generated bitstream file configures the Tz100 FPGA. The software supports the Verilog HDL and VHDL languages.

Ordering Codes

Refer to the **[Topaz Selector Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=TzSEL)** for the full listing of Tz100 ordering codes.

Revision History

