

I²C Core User Guide

UG-CORE-I2C-v4.5 November 2024 www.efinixinc.com



Copyright © 2024. All rights reserved. Efinix, the Efinix logo, the Titanium logo, the Topaz logo, Quantum, Trion, and Efinity are trademarks of Efinix, Inc. All other trademarks and service marks are the property of their respective owners. All specifications subject to change without notice.

Contents

| Introduction | . 3 |
|---|---------------|
| Features | 3 |
| Device Support | .3 |
| Resource Utilization and Performance | .4 |
| Release Notes | . 5 |
| Functional Description | 6 7 |
| I ² C Core Registers I ² C Write and Read Operations | 9 9 |
| IP Manager | 13 |
| Customizing the I ² C | 14 |
| I ² C Example Design | 15 |
| I ² C Testbench | 18 |
| Interface Designer GPIO Block Settings | 18 |
| Revision History | 19 |

Introduction

The I²C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange between devices. The I²C core provides an interface between the Trion[®] FPGA and an I²C bus.

Use the IP Manager to select IP, customize it, and generate files. The I²C core has an interactive wizard to help you set parameters. The wizard also has options to create a testbench and/or example design targeting an Efinix[®] development board.

Features

- Supports native user interface
- Master, slave, and multi-master operations
- Supports 100 kHz and 400 kHz I²C operation mode
- START, Repeated START and STOP signal generation and detection
- 7-bit slave addressing mode
- Verilog HDL RTL and simulation testbench
- Includes example designs targeting the Trion[®] T20 BGA256 Development Board and Titanium Ti60 F225 Development Board
- Supports SDA and SCL spike filtering, and SCL clock stretching

Device Support

Table 1: I2C Core Device Support

| FPGA Family | Supported Device |
|-------------|------------------|
| Trion | All |
| Titanium | All |
| Тораz | All |

Resource Utilization and Performance

i

Note: The resources and performance values provided are based on some of the supported FPGAs. These values are just guidance and can change depending on the device resource utilization, design congestion, and user design.

Table 2: Titanium Resource Utilization and Performance

| FPGA | Mode | Logic and Adders | Flip-flops | Memory Blocks | DSP48 Blocks | f _{MAX} (MHz) ⁽¹⁾ | Efinity [®] Version ⁽²⁾ |
|--------------|--------|---------------------|------------|------------------|-----------------|--|--|
| Ti60 F225 C4 | Master | 217 | 175 | 0 | 0 | 561 | 2021.2 |
| | Slave | 216 | 175 | 0 | 0 | 438 | |

Table 3: Trion Resource Utilization and Performance

| FPGA | Mode | Logic Utilization (LUTs) | Registers | Memory Blocks | Multipliers | f _{MAX} (MHz) ⁽¹⁾ | Efinity [®] Version ⁽²⁾ |
|---------------|--------|--------------------------------|-----------|------------------|-------------|--|--|
| T20 BGA256 C4 | Master | 441 | 203 | 0 | 0 | 154 | 2021.1 |
| | Slave | 258 | 198 | 0 | 0 | 210 | |

 ⁽¹⁾ Using default parameter settings.
⁽²⁾ Using Verilog HDL.

Release Notes

You can refer to the IP Core Release Notes for more information about the IP core changes. The IP Core Release Notes are available on the Efinity Downloads page under each Efinity software release version.



Note: You must be logged in to the Support Center to view the IP Core Release Notes.

Functional Description

The core supports master and slave modes.

The I²C core consists of:

- I^2C master—Top module wrapper that predefines the I²C core to master mode.
- I^2C slave—Top module wrapper that predefines the I^2C core to slave mode.
- I^2C master/slave controller— I^2C core logic.
- *Microcontroller inbound data register (MIDR)*—TX data register.
- Microcontroller outbound data register (MODR)-RX data register.
- Microcontroller address data register (MADR)-I²C slave address register.

Figure 1: I²C Master System Block Diagram

| scl_in | | |
|----------------------|-----------------------------|--------------------------|
| sda_in | I ² C Master | scl out |
| clk | (i2c_master_ctl.v) | scl oe |
| rst | | sda out |
| din [DATAWIDTH-1:0] | | sda oe |
| command_byte [7:0] | I ² C Controller | data_out IDATAWIDTH-1:01 |
| num_bytes [7:0] | | i2c busy |
| read | MODR | i2c arb lost |
| write | | i2c rxak |
| i2c_soft_rst | MIDR | write done |
| i2c_arb_lost_clr | | data out valid |
| i2c_slave_addr [7:0] | | |

Figure 2: I²C Slave System Block Diagram

| | I ² C Slave | scl_out |
|---------------------|-----------------------------|--------------------------|
| scl_in | (i2c slave ctl.v) | scl_oe |
| sda_in | (/ | sda_out |
| clk | I ² C Controller | sda_oe |
| rst | MODR | data_out [DATAWIDTH-1:0] |
| din [DATAWIDTH-1:0] | MOBIL | ready_to_wr |
| read | MIDR | ready_to_rd |
| write | | rddata_valid |
| , | MADR | busy |
| | | command_byte [7:0] |

Ports

Table 4: I²C Master Ports

| Port | Interface | Direction | Description |
|---------------------------|------------------|-----------|--|
| scl_in | l ² C | Input | l ² C clock input. |
| sda_in | l ² C | Input | l ² C data input. |
| scl_out | I ² C | Output | l ² C clock output. |
| scl_oe | I ² C | Output | l ² C clock output enable. |
| sda_out | l ² C | Output | l ² C data output. |
| sda_oe | l ² C | Output | l ² C data output enable. |
| clk | System | Input | IP clock. |
| rst | System | Input | IP reset. |
| din [DATA_WIDTH-1:0] | System | Input | Write data input. |
| command_byte [7:0] | System | Input | This 8-bit data is sent to the I ² C slave device during the I ² C command phase. |
| num_bytes [7:0] | System | Input | Determines the number of data in bytes to be written to the I ² C slave device or read back from the I ² C slave device. |
| read | System | Input | Assert high for one clock cycle to read data from the I ² C slave device. |
| | | | Assign num_bytes before asserting the read port. |
| write | System | Input | Assert high for one clock cycle to write data to the I ² C slave device. |
| | | | Assign num_bytes, command_bytes, and din before asserting the write port. |
| i2c_soft_rst | System | Input | Soft reset the I ² C bus. |
| i2c_arb_lost_clr | System | Input | Assert high for one clock cycle to clear the i2c_arb_lost port. |
| i2c_slave_addr [7:0] | System | Input | This 8-bit data is sent to the I ² C slave device during the I ² C header phase. |
| | | | The least significant bit is ignored. |
| data_out [DATA_WIDTH-1:0] | System | Output | Read data output. |
| i2c_busy | System | Output | Logic high indicates that the I^2C bus is busy. |
| i2c_arb_lost | System | Output | Logic high indicates that there is arbitration lost in the I ² C transfer. |
| i2c_rxak | System | Output | Logic low indicates that the I ² C slave device received and acknowledged the I ² C transfer. |
| write_done | System | Output | Logic high indicates that I ² C master write data is sent and ready to accept by I ² C slave device. |
| data_out_valid | System | Output | Logic high indicates that I ² C master read data is valid and ready to read by user. |

Table 5: I²C Slave Ports

| Port | Interface | Direction | Description |
|---------------------------|------------------|-----------|---|
| scl_in | I ² C | Input | I ² C clock input. |
| sda_in | I ² C | Input | I ² C data input. |
| scl_out | I ² C | Output | I ² C clock output. |
| scl_oe | l ² C | Output | I ² C clock output enable. |
| sda_out | l ² C | Output | I ² C data output. |
| sda_oe | l ² C | Output | I ² C data output enable. |
| clk | System | Input | IP clock. |
| rst | System | Input | IP reset. |
| din [DATA_WIDTH-1:0] | System | Input | Write data input. |
| read | System | Input | Assert high for one clock cycle to read data from the I ² C master. |
| write | System | Input | Assert high for one clock cycle to write data to the l ² C master. Number of data bytes to be sent to the master is equal to DATA_WIDTH/8. |
| data_out [DATA_WIDTH-1:0] | System | Output | Read data output. |
| ready_to_wr | System | Output | Logic high indicates that the slave is ready to accept write data from the user. |
| ready_to_rd | System | Output | Logic high indicates that the slave has read data ready to be read. |
| rddata_valid | System | Output | Logic high indicates that the read data is valid and ready to be read by the user. |
| busy | System | Output | Logic high indicates the is busy. |
| command_bytes [7:0] | System | Output | This 8-bit data is received from I ² C master device during the I2C command phase. |

l²C Core Registers

Table 6: I²C Core Registers

| Bit | Name | Description |
|-----|------|--|
| 7:0 | MIDR | Data byte from command_byte and din ports are written into this data register and transferred out through the I^2C bus. |
| | | When num_bytes is more than 2, the subsequent byte of din is written to MIDR after one byte of data transfer completed. |
| 7:0 | MODR | Data received from the l ² C transfer is written to this register. This register value is assigned to the data_out port. |
| | | When there are more than 1 byte of data received, the previous data byte is right- shifted to the least significant bit (LSB) and concatenate with the current received byte to form data_out. |
| 7:0 | MADR | This is an I ² C slave specific register. Parameter SLAVE_ADDR is assigned to this register. |
| | | This register value is compared with the I ² C header byte send by the I ² C master. If these values match, the I ² C slave sends ACK the I ² C master. Otherwise, it sends NACK to the 2 C master. |
| | | The least significant bit is ignored. Only MADR [7:1] are compared with the header byte. |

I²C Write and Read Operations

Figure 3: I^2C Operations on I^2C Bus



Performing a Write Operation on I²C Master

- 1. Ensure the busy signal is low.
- 2. Assign din, command_byte, i2c_slave_addr and num_bytes, then assert the write signal for one clock cycle.
- 3. Verify the status of the busy signal. If asserted, the I^2C master sends out the write data to the I^2C slave device.
- 4. Verify the status of the write_done signal. If asserted, the din is written completely. If you want to issue multiple I₂C write, insert new din value after write_done is high.
- 5. After the busy signal goes low, verify i2c arb lost and i2c rxak signals are low.
- 6. The write data successfully sent out.

Figure 4: Write Operation on I²C Master Waveform

| clk | | | | | |
|----------------------|-----------------|---------------------------|---------------|----------|----------|
| write | | | | | |
| command_byte [7:0] | X | 01 | | | 02 |
| din[31:0] | 00000000 | 0504030 | 2 | | 07060504 |
| i2c_rxak | | | | | |
| write_done | | | | | |
| i2c_slave_addr[7:0] |) | 54 | | | |
| num_bytes[7:0] | X | 08 | | | |
| i2c_arb_lost | | | | | |
| busy | | | | | |
| Figure 5: Multiple V | Vrite Operation | n on I ² C Mas | ster Waveform | | |
| CIK | | | | | |
| write | | | | | |
| command_byte [7:0] | 00X | 01 | _X 02 | χ03 | χ04 |
| din[31:0] | 0000000 | 05040302 | 07060504 | 14527927 | 84339167 |
| i2c_rxak | | | | | |
| write_done | | | | | |
| i2c_slave_addr[7:0] | 00 X | 54 | | | |
| num_bytes[7:0] | 00 | 08 | | | |
| i2c_arb_lost | | | | | |
| busv | | | | | |

Performing a Read Operation on I²C Master

- 1. Ensure the busy signal is low.
- 2. Assign command_byte,i2c_slave_addr and num_bytes, then assert the read signal for one clock cycle.
- 3. Verify the status of the busy signal. If asserted, the I^2C master reads from the command_byte value of the I^2C slave device.
- 4. When data_out_valid signal is asserted, the data_out is a valid read data.
- 5. After the busy signal is low, verify the i2c_arb_lost signal is low, and the i2c_rxak signal is high.

Figure 6: Read Operation on I²C Master Waveform

| clk | | | |
|---------------------|----------|----------|--|
| read | | | |
| command_byte [7:0] | 01 | 02 | X01 |
| data_out | 0000000 | | <u>\07000000</u> \04070000\08040700\0A080407\(0B0A0804 |
| din[31:0] | 05040302 | 07060504 | 05040302 |
| i2c_rxak | | | |
| data_valid_out | | | Γ |
| i2c_slave_addr[7:0] | | 54 | |
| num_bytes[7:0] | | 04 | |
| i2c_arb_lost | | | |
| busy | | | } |

Performing a Write Operation on I²C Slave

- 1. To send the data back to the I²C master, you must provide the write data based on the command byte value received.
- 2. Wait for the ready_to_wr signal to go high, then assert the write signal for one clock cycle.
- 3. Verify the status of the busy signal. If asserted, the I^2C slave sends out the write data to the I^2C master.
- 4. Verify the status of the busy signal. The write transfer is complete when the busy signal is low.

Figure 7: Write Operation on I²C Slave Waveform

| clk | |
|-------------------|---------------------|
| write | |
| command_byte[7:0] | 02 |
| din[31:0] | 00000000 X 0B0A0804 |
| busy | |
| ready_to_wr | |

Performing a Read Operation on I²C Slave

- 1. Wait for the ready_to_rd signal to go high, then assert the read signal for one clock cycle.
- 2. Verify the status of the busy signal. If asserted, the I^2C slave reads out the data transferred by the I^2C master.
- 3. Verify the status of the rddata_valid signal. If asserted, the data_out is a valid read data.
- 4. Verify the status of the busy signal. The read transfer is complete when the busy signal is low.

Note: The I^2C slave drops the additional byte if the I^2C master sends more than DATA_BYTE_WIDTH/8 bytes of data.

Figure 8: Read Operation on I²C Slave Waveform

i

| clk | |
|----------------|-----------------------|
| read | |
| ready_to_rd | |
| rddata_valid | |
| busy | |
| data_out[31:0] | 00000000 002/ 0000000 |

IP Manager

The Efinity[®] IP Manager is an interactive wizard that helps you customize and generate Efinix[®] IP cores. The IP Manager performs validation checks on the parameters you set to ensure that your selections are valid. When you generate the IP core, you can optionally generate an example design targeting an Efinix development board and/or a testbench. This wizard is helpful in situations in which you use several IP cores, multiple instances of an IP core with different parameters, or the same IP core for different projects.

Note: Not all Efinix IP cores include an example design or a testbench.

Generating the I2C Core with the IP Manager

The following steps explain how to customize an IP core with the IP Configuration wizard.

- 1. Open the IP Catalog.
- 2. Choose Serial Interface Protocols > I2C core and click Next. The IP Configuration wizard opens.
- 3. Enter the module name in the Module Name box.

Note: You cannot generate the core without a module name.

- 4. Customize the IP core using the options shown in the wizard. For detailed information on the options, refer to the *Customizing the I2C* section.
- 5. (Optional) In the **Deliverables** tab, specify whether to generate an IP core example design targeting an Efinix[®] development board and/or testbench. These options are turned on by default.
- 6. (Optional) In the Summary tab, review your selections.
- 7. Click Generate to generate the IP core and other selected deliverables.
- 8. In the Review configuration generation dialog box, click Generate. The Console in the Summary tab shows the generation status.



Note: You can disable the **Review configuration generation** dialog box by turning off the **Show Confirmation Box** option in the wizard.

9. When generation finishes, the wizard displays the Generation Success dialog box. Click OK to close the wizard.

The wizard adds the IP to your project and displays it under IP in the Project pane.

Generated Files

The IP Manager generates these files and directories:

- **<module name>_define.vh**—Contains the customized parameters.
- **<module name>_tmpl.v**—Verilog HDL instantiation template.
- **<module name>_tmpl.vhd**—VHDL instantiation template.
- **<module name>.v**—IP source code.
- settings.json—Configuration file.
- <kit name>_devkit—Has generated RTL, example design, and Efinity[®] project targeting a specific development board.
- Testbench—Contains generated RTL and testbench files.

Customizing the I^2C

The core has parameters so you can customize its function. You set the parameters in the **General** tab of the core's IP Configuration window.

Table 7: I²C Core Master Parameters when I2C Controller Mode is MASTER

| Parameters | Options | Description |
|-------------------------------|--|---|
| I2C Data Transfer Speed | 100 kHz normal mode, 400 kHz fast mode | l ² C data transfer speed. Default = 100 kHz normal mode |
| Data Width | 8, 16, 24, 32 | Data width for the user interface data input/output bus. Default = 32 |
| Core Clock Frequency (MHz) | 50, 100, 150 | Core clock frequency. Default = 100 |
| SDA/SCL Spike Filtering Cycle | 1 - 15 | SDA/SCL spike filtering logic to filter out signal spike in clock cycle with reference to core clock frequency. Default = 2 |

Table 8: I²C Core Master Parameters when I2C Controller Mode is Slave

| Parameters | Range | Description |
|-------------------------------|---------------|---|
| 8-bit I2C Slave Address | _ | Slave address for the I ² C slave. |
| | | The least significant bit is ignored. |
| | | Default = 84 (decimal) |
| I2C Data Transfer Speed | 0, 1 | l ² C data transfer speed. |
| | | Default = 100 kHz normal mode |
| Data Width | 8, 16, 24, 32 | Data width for the user interface data input/output bus. |
| | | Default = 32 |
| Core Clock Frequency (MHz) | 50, 100, 150 | Core clock frequency in MHz. |
| | | Default = 100 |
| SDA/SCL Spike Filtering Cycle | 1 - 15 | SDA/SCL spike filtering logic to filter out signal spike in clock cycle with reference to core clock frequency. |
| | | Default = 2 |

I²C Example Design

You can choose to generate the example design when generating the core in the IP Manager Configuration window. Compile the example design project and download the **.hex** or **.bit** file to your board. To generate example design, the **Optional Signals** option must be enabled.

Important: Efinix tested the example design generated with the default parameter options only.

The example designs the target the Trion[®] T20 BGA256 Development Board and Titanium Ti60 F225 Development Board.



Figure 9: Example Design Block Diagram

The example design flow consists of the following steps:

- 1. The user control logic asserts the write signal with din, command_byte, and num_bytes assigned to the $\rm I^2C$ master.
- 2. The I^2C master sends data to the I^2C slave, once complete, the user control logic asserts write done signal.
- 3. Once the ready_to_rd signal is high, the user control logic asserts the read signal to the I^2C slave and start receiving the data from I^2C master.
- 4. Once the rddata_valid signal is high, the user control logic compares the read data from the I^2C slave with the write data written from I^2C master.
- 5. The user control logic asserts the read signal with <code>command_byte</code> and <code>num_bytes</code> assigned to the I^2C master.
- 6. The I^2C master sends command byte to the I^2C slave.
- 7. Once the ready_to wr signal is high, the user control logic asserts the write signal with din to the I^2C slave.
- 8. The I2C slave sends data to the I^2C master.
- 9. Once the data_out_valid signal is high, the user control logic compares the read data from the I²C master with the write data written from I²C slave.
- 10. Once the busy signal is low, the example design operation is completed.

Trion[®] T20 BGA256 Development Board

External jumpers are required to connect the I²C SDA and SCL ports between master and slave at the Trion[®] T20 BGA256 Development Board. The following table describes the external jumper requirements for the example design.

| Connection Port | Header | Jumper Setting |
|-----------------|--------|------------------------|
| SDA | H2 | Connect pins 17 and 18 |
| SCL | H2 | Connect pins 21 and 22 |



Figure 10: Jumper Connection Diagram

The LED displays the first data byte that the slave or master receive sequentially from LED D3, D4, D5 and D6 continuously.

Titanium Ti60 F225 Development Board

External jumpers are required to connect the I²C SDA and SCL ports between master and slave at the Titanium Ti60 F225 Development Board through the MIPI and LVDS Expansion Daughter Card. Connect the P3 header of the daughter card to the P2 header of the Titanium Ti60 F225 Development Board.

The following table describes the external jumper requirements at the MIPI and LVDS Expansion Daughter Card for the example design.

| Connection Port | Header | Jumper Setting |
|-----------------|--------|------------------------|
| SDA | J5 | Connect pins 32 and 34 |
| SCL | J5 | Connect pins 38 and 40 |

Table 10: External Jumper for MIPI and LVDS Expansion Daughter Card





The LED displays the first data byte that the slave or master received in sequentially from LEDs D16 green and LED D17 white to LED D16 red and LED D17 yellow continuously.

Table 11: Trion[®] Example Design Implementation

| FPGA | Mode | Logic Utilization (LUTs) | Registers | Memory Blocks | Multipliers | f _{MAX} (MHz) ⁽³⁾ | Efinity [®] Version ⁽⁴⁾ |
|---------------|--------|--------------------------------|-----------|------------------|-------------|--|--|
| T20 BGA256 C4 | Master | 723 | 414 | 0 | 0 | 95 | 2021.1 |
| | Slave | 722 | 414 | 0 | 0 | 93 | |

| Table | 12: | Titanium | Example | Design | Impl | lementation |
|-------|-----|----------|---------|--------|------|-------------|
|-------|-----|----------|---------|--------|------|-------------|

| FPGA | Mode | Logic and Adders | Flip-flops | Memory Blocks | DSP48 Blocks | f _{MAX} (MHz) ⁽³⁾ | Efinity [®] Version ⁽⁴⁾ |
|--------------|--------|---------------------|------------|------------------|-----------------|--|--|
| Ti60 F225 C4 | Master | 703 | 414 | 0 | 0 | 332 | 2021.2 |
| | Slave | 700 | 414 | 0 | 0 | 339 | |

 ⁽³⁾ Using default parameter settings.
⁽⁴⁾ Using Verilog HDL.

I²C Testbench

You can choose to generate the testbench when generating the core in the IP Manager Configuration window. To generate testbench, the **Optional Signals** option must be enabled.

Note: You must include all .v files generated in the /testbench directory in your simulation.

Important: Efinix tested the testbench generated with the default parameter options only.

Efinix provides a simulation script for you to run the testbench quickly using the Modelsim software. To run the Modelsim testbench script, run vsim -do modelsim.do in a terminal application. You must have Modelsim installed on your computer to use this script.

The testbench provides read and write tests. Each test case indicates a pass or fail results for the register read/write tests. After running the simulation, the test prints the following message indicating the pass/fail results:

Slave received the command byte from Master 01 Slave received the data byte from Master 040302 Slave received the command byte from Master 02 Slave received the data byte from Master 060504 Master received the data byte from Slave, 4

Note: If you want to use your own testbench file, add the following line in your testbench file, *instancename_tb.v*:

`define SIM

Interface Designer GPIO Block Settings

The I²C SCL and SDA are bidirectional ports. When using the I²C core to communicate with I²C devices outside of the Trion[®] FPGA, set the GPIO block as follows:

- 1. In the Interface Designer, create a new GPIO block.
- 2. In the GPIO Block Editor, set the Mode to inout.
- 3. Select weak pullup in the Pull Option drop-down list.

Revision History

Table 13: Revision History

| Date | Document Version | IP Version | Description |
|----------------|---------------------|------------|---|
| November 2024 | 4.5 | 5.2 | Added Device Support and release notes sections. (DOC-1234) Added Topaz in Device Support. (DOC-2176) |
| February 2023 | 4.4 | - | Added in Version in Revision instory. (DOC-2183) Added note about the resource and performance values in the resource and utilization table are for guidance only. |
| January 2022 | 4.3 | _ | Updated resource utilization table. (DOC-700) |
| October 2021 | 4.2 | - | Added note to state that the f _{MAX} in Resource Utilization and Performance, and Example Design Implementation tables were based on default parameter settings. |
| | | | Updated design example target board to production Titanium Ti60 F225 Development Board and updated Resource Utilization and Performance, and Example Design Implementation tables. (DOC-553) |
| September 2021 | 4.1 | - | Removed num_bytes [7:0] port possible values limitation. |
| June 2021 | 4.0 | - | Added note about including all .v generated in testbench folder is required for simulation. |
| | | | Added write_done, data_out_valid, and slv_command_byte ports. |
| | | | Updated resource utilization and performance table. |
| | | | Updated example design output and implementation table. |
| | | | Added support for Titanium FPGAs and example design for Titanium Ti60 F225 Development Board. |
| | | | Added multiple write on master waveform. |
| | | | Updated for Efinity v2021.1. |
| December 2020 | 3.0 | - | Added busy signal to the l^2C slave controller. Updated core name to l^2C core. |
| | | | Updated user guide for Efinix [®] IP Manager which includes added IP Manager topics, updated parameters, and user guide structure. |

| Date | Document Version | IP Version | Description |
|-----------|---------------------|------------|---|
| July 2020 | 2.0 | - | Updated for I ² C Master/Slave Controller core v2.0. |
| | | | Added support for SDA and SCL spike filtering and SCL clock stretching. |
| | | | Updated LUTs utilization for master and slave mode in resource utilization and performance. |
| | | | Added MASTER_I2C_FAST_MODE, MASTER_CLOCK_FREQ, MASTER_SPIKE_FILTER_CYCLE, SLAVE_I2C_FAST_MODE, SLAVE_CLOCK_FREQ, and SLAVE_SPIKE_FILTER_CYCLE parameters. |
| | | | Updated LUTs and f _{MAX} in example design implementation. |
| | | | Updated example design block diagram to remove clock divider block. I ² C I2C core v2.0 supports core clock frequency of 150 Mhz and 100 Mhz and clock divider is no longer needed. |
| May 2020 | 1.0 | - | Initial release. |