

Titanium Ti180 J484 Development Kit User Guide

Ti180J484-DK-UG-v1.5 October 2024 www.efinixinc.com



Contents

What's in the Box?	4
	4
Register Your Kit	5
Download the Efinity® Software	5
Installing the Linux USB Driver	5
Installing the Windows USB Drivers	6
Board Functional Description	7
Features	
Overview	
Power On	
Reset	9
Configuration	
Clock Sources	
Headers	
Headers P1, P2, P3, and P4 (Multi-Purpose)	12
Header PJ1 (Power Supply)	
Header J5 (FMC)	16
Headers PT1, PT2, PT3, PT4, PT5, PT6, PT7, PT8, and PT16 (Power Supply Source Selector)	20
Headers PT9, PT10, PT11, PT13, PT14, and PT17 (Functional Power Supply Selector)	20
Headers PT12 and PT15 (VDDQ_PHY and VDDQ Selector)	21
Header J9 (JTAG)	
Headers J10, J11, J12, and J13 (Bank VCCIO Selector)	22
Header USB1 (USB FTDI FT2232H)	
Test Points TP1, TP2, TP3, and TP4 (Ground)	
SD1 (Micro-SD Card Slot)	
SMA1 (SMA Connector)	23
User Outputs	
User Inputs	24
Installing Standoffs	25
T': ' T'400 1404 D. . D. E. D.	0.4
Titanium Ti180 J484 Development Board Example Design	
Using the Multi-Input Video Stream Design	
Reading the SD Card Information	
9	
Creating Your Own Design	33
Restoring the Demonstration Design	
	33
Restoring the Demonstration Design	33
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	33 34
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board	34 34 36
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	33 34 36
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	34343637
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	34 34 36 37 37
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)	
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector)	
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New). Example Design Files	333436373738383945
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector) Attaching the FMC-to-QSE Adapter Card Dual Raspberry Pi Camera Connector Daughter Card	33343737383945
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector) Attaching the FMC-to-QSE Adapter Card Dual Raspberry Pi Camera Connector Daughter Card	3334373738394547
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector) Attaching the FMC-to-QSE Adapter Card Dual Raspberry Pi Camera Connector Daughter Card Features Headers	333437373839454747
Update Efinity Software to Use SPI Active JTAG Bridge Mode (New) Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector) Attaching the FMC-to-QSE Adapter Card Dual Raspberry Pi Camera Connector Daughter Card Features Headers Headers FPC1 and FPC2 (Raspberry Pi v2 Camera Module Connector)	333437373839454747
Example Design Files Programming the Development Board FMC-to-QSE Adapter Card Features Headers Headers J1, J2, and J3 (QSE Connectors) Header J4 (FMC) Header J5 (Power Source Selector) Attaching the FMC-to-QSE Adapter Card Dual Raspberry Pi Camera Connector Daughter Card Features Headers	33343637383945474849

Header J3 (Supply Test Points)	50
Attaching the Dual Raspberry Pi Camera Connector Daughter Card	
IMX477 Camera Connector Daughter Card	52
Features	52
Headers	
Headers FPC1 and FPC2 (IMX477 Connector)	
Header J1 (Optional Camera Signals)	
Header J2 (QTE Connector)	
Header J3 (Supply Test Points)	55
Attaching the IMX477 Camera Connector Daughter Card	56
HDMI Connector Daughter Card	57
Features	
Headers	58
AUDIO1 (HDMI Output Connector)	58
J1 (QTE Connector)	
Attaching the HDMI Connector Daughter Card	60
Coral Camera Connector Daughter Card	61
Features	
Headers	62
Header P1 (QTE Connector)	62
Header J1 (Coral Camera Connector)	
Attaching the Coral Camera Connector Daughter Card	64
Ethernet Connector Daughter Card	65
Features	
Headers	65
RJ1 (Ethernet)	66
J1 (QTE Connector)	
Attaching the Ethernet Connector Daughter Card	68
MIPI and LVDS Expansion Daughter Card	69
Features	
Headers	69
Headers P3 (QTE Connector) and J5 (40-Pin Header)	70
Attaching the MIPI and LVDS Expansion Daughter Card	71
Pavisian History	71

Introduction

Thank you for choosing the Titanium Ti180 J484 Development Kit (part number: Ti180J484-DK), which allows you to explore the features of the Ti180 FPGA.

The Titanium Ti180 J484 Development Kit has everything you need to develop and prototype designs for the Ti180 FPGA. This kit showcases the Ti180's hardened MIPI D-PHY, supporting up to 2.5 Gbps per lane, and hardened LPDDR4 and LPDDR4x controllers. You can stream video on a HDMI monitor from the Raspberry Pi v2 camera module which stores the video data in the development board's LPDDR4/4x SDRAM, with supporting speed up to 3.0 Gbps in x16 or x32 data width. Two IMX477 Camera Connector Daughter Cards and a Coral Camera Connector Daughter Card let you process video data from the 12.3 megapixel IMX477 camera modules and the 5.0 megapixel Coral camera module⁽¹⁾. The development board also has two Macronix high-performance 256 Mb SPI NOR flash chips so you can store additional user data such as RISC-V software.

This kit includes an FPGA Mezzanine Card (FMC) with additional multi-purpose QSE connectors to expand the development kit's connection capabilities. Additionally, the Ethernet and HDMI connector daughter cards are also included in the kit so you can process the data in the FPGA and send it to a display or another system.



Warning: The board can be damaged without proper anti-static handling.

What's in the Box?

The Titanium Ti180 J484 Development Kit includes:

- Titanium Ti180 J484 Development Board
- 1 Raspberry Pi v2 camera module with 15-pin flat cable
- 1 Dual Raspberry Pi Camera Connector Daughter Card
- 2 IMX477 Camera Connector Daughter Cards
- 1 Coral Camera Connector Daughter Card
- 1 FMC-to-QSE Adapter Card
- 1 HDMI Connector Daughter Card
- 1 Ethernet Connector Daughter Card
- 1 MIPI and LVDS Expansion Daughter Card
- 2 22-pin opposite-side contact flat cables (100 mm and 200 mm)
- 1 USB type-C cable
- 12 V, 5 A universal power adapter
- Heat sink
- 14 standoffs, 10 screws, and 14 nuts

⁽¹⁾ IMX477 camera module and Coral camera module are not included in the kit.

Register Your Kit

When you purchase an Efinix development kit, you also receive a license for the Efinity® software, plus 1 year of software upgrades and patches. After the first year you can request a free maintenance renewal. The Efinity® software is available for download from the Support Center.

To download the software, first register at our Support Center (https://www.efinixinc.com/register), then register your development kit.

Download the Efinity® Software

To develop your own designs for the Ti180 FPGA on the board, you must install the Efinity® software. You can obtain the software from the Efinix Support Center under Efinity Software (www.efinixinc.com/support/).

The Efinity® software includes tools to program the device on the board. Refer to the Efinity® Software User Guide for information about how to program the device.



Learn more: Efinity[®] documentation is installed with the software (see **Help > Documentation**) and is also available in the Support Center under Documentation (www.efinixinc.com/support/).

Installing the Linux USB Driver

The following instructions explain how to install a USB driver for Linux operating systems.

- 1. Disconnect your board from your computer.
- 2. In a terminal, use these commands:

```
> sudo <installation directory>/bin/install_usb_driver.sh
> sudo udevadm control --reload-rules
```



Note: If your board was connected to your computer before you executed these commands, you need to disconnect it, then re-connect it.

Installing the Windows USB Drivers

The Titanium Ti180 J484 Development Board has an FTDI FT2232H chip to communicate with the USB port.



Note: If you have another Efinix board and are using the Titanium Ti180 J484 Development Board, you must manage drivers accordingly. Refer to AN 050: Managing Windows Drivers for more information.

On Windows, you use software from Zadig to install drivers. Download the Zadig software (version 2.7 or later) from zadig.akeo.ie. (You do not need to install it; simply run the downloaded executable.)

To install the driver:

- 1. Connect the board to your computer with the appropriate cable and power it up.
- 2. Run the Zadig software.
- 3. Choose Options > List All Devices.
- 4. Select Titanium Ti180 J484 Dev Board (Interface 1).




Note: You are required to use the default driver for Interface 0 when you connect the Titanium Ti180 J484 Development Board (which uses UART interface) to your computer.

- 5. Select libusb-win32 in the Driver drop-down list.
- 6. Click Replace Driver.
- 7. Close the Zadig software.

Board Functional Description

The Titanium Ti180 J484 Development Board contains a variety of components to help you build designs for the Titanium Ti180 FPGA.

Figure 1: Titanium Ti180 J484 Development Board Block Diagram



Features

- Efinix Ti180J484C4⁽²⁾ FPGA in a 484-ball FineLine BGA package
- 8 Gbit (256 Mbit x 16 x 2 channels) LPDDR4 or LPDDR4x SDRAM:
 - Supports x32 data width
 - Read/Write speed up to 3.0 Gbps
- 2 x 256 Mbit SPI NOR flash memories
 - Supports Single, Dual and Quad mode for each SPI flash
 - Supports x8 with both SPI Flash in Quad mode
- 4 x QSE connectors
 - 2.5 Gbps Tx/RX hardened MIPI interfaces
- Micro-SD card slot
- FPGA mezzanine card (FMC) with low pin-count connector (LPC)
- USB Type-C connector to configure the development board
- 25, 33.33, 50, and 74.25 MHz oscillators for Ti180 PLL input
- User LEDs and switches:
 - 6 LEDs
 - 2 pushbutton switches
- Power:
 - 12.0 V power supply connector
 - On-board regulator sources: 0.62 V, 0.85 V, 0.95 V, 1.1 V, 1.2 V, 1.8 V, 3.3 V, 5.0 V
- Power good and Ti180 configuration done LEDs

⁽²⁾ The FPGA speed grade may vary and is subject to availability.


Overview

The board features the Efinix Ti180 FPGA in a 484-ball FBGA package, which is fabricated using Efinix Quantum® technology. The Quantum®-accelerated programmable logic and routing fabric is wrapped with an I/O interface in a small footprint package. Ti180 FPGAs also include embedded memory blocks and DSP blocks. You create designs for the Ti180 FPGA in the Efinity® software, and then download the resulting configuration bitstream to the board using the USB connection.



Learn more: For more information on Ti180 FPGAs, refer to the Ti180 Data Sheet.

Figure 2: Titanium Ti180 J484 Development Board Components (Top)



The Titanium Ti180 J484 Development Board provides four multi-purpose 0.8 mm high-speed ground plane sockets. These sockets can be used for GPIO, MIPI CSI-2 TX/RX, and LVDS TX/RX. The board includes a USB type-C port for the FTDI interface.

The FTDI module receives the Ti180 configuration bitstream from a USB host and writes to the Ti180 FPGA in SPI active configuration. You can write a configuration bitstream to the on-board SPI NOR flash memory through JTAG with the JTAG SPI Flash Loader Core. Additionally, it supports a UART interface to the Ti180.

The SPI NOR flash memory stores the configuration bitstream. The Ti180 FPGA accesses this configuration bitstream when it is in active configuration mode (default).



Learn more: Refer to the **Titanium Ti180 J484 Development Board Schematics and BOM** for more information about the components used.

Power On

To turn on the development board, turn on switch PSW1. The 12 V DC power is input to the on-board regulators to generate the required 5.0 V, 3.3 V, 1.8 V, 1.2 V, 1.1 V, 0.95 V, 0.85 V, and 0.62 V for components on the board. When these voltages are up and stable, the power-good LEDs, LED11, LED12, and LED13 illuminate, giving you a visual confirmation of the status.

Reset

The Ti180 FPGA is typically brought out of reset with the CRESET_N signal. Upon power up, the Ti180 FPGA is held in reset until CRESET N toggles high-low-high.



Note: You can manually assert the high-low-high transition with pushbutton switch SW1.

CRESET_N has a pull-up resistor. When you press SW1, the board drives CRESET_N low; when you release SW1, the board drives CRESET_N high. Thus, a single press of SW1 provides the required high-low-high transition.

After toggling CRESET_N, the Ti180 FPGA goes into configuration mode and reads the configuration bitstream from the flash memory. When configuration completes successfully, the FPGA drives the CDONE signal high. CDONE is connected to a LED (LED1), which turns on when the Ti180 FPGA enters user mode.

FTDI Reset

Pushbutton SW2 is the FTDI FT2232H chip reset button. All board communications through the FTDI FT2232H chip disconnect when you press pushbutton SW2, and reconnect when you release it.

Configuration

You can configure the Ti180 FPGA using the following configuration modes:

- JTAG
- SPI Active
- SPI Active x8

You must use JTAG Bridge when programming the flash because the SPI Active signals are not routed directly to FT2232H on the Titanium Ti180 J484 Development Board. When generating bitstream for you own design, ensure that you select the **Active** option in the **Bitstream Generation** tab of the Efinity **Project Editor**. Refer to **Programming the Development Board** on page 36 for instructions to program for SPI Active mode.

Clock Sources

Four on-board oscillators (25, 33.33, 50, and 74.25 MHz) are available to drive the Ti180 PLL input pin and clock input. Additionally, there is a dedicated 25 MHz on-board oscillator as the MIPI clock source. The Titanium Ti180 J484 Development Board provides an optional external clock input through the SMA1 connector. Refer to SMA1 (SMA Connector) on page 23 to enable the external clock source.

Table 1: Oscillator and Clock Generator Sources

Clock Source	Ti180 Pin Name	PLL Resource
25 MHz oscillator or SMA1	GPIOT_P_11_PLLIN0	PLL_TL1
33.33 MHz oscillator	GPIOL_32_PLLIN1	PLL_TL2
50 MHz oscillator	GPIOB_P_11_PLLIN0	PLL_BL1
74.25 MHz oscillator	GPIOL_26_PLLIN1	PLL_TL0
25 MHz oscillator	GPIOL_06_CLK27_P	MIPIO dedicated PLL
	GPIOL_07	MIPI1 dedicated PLL
	GPIOL_27_CLK28_P	MIPI2 dedicated PLL
	GPIOL_28_CLK29_P	MIPI3 dedicated PLL



Note: The Efinity Interface Designer issues an unrouted clkmux input error if more than 8 GCLK resources are used on the left side of Ti180 FPGA. To solve this, assign one of the clocks, for example MIPI clock TX0, to use the RCLK instead of the GCLK. For more information, refer to the Clock and Control Network section of the Ti180 Data Sheet.

Headers

The board contains a variety of headers to provide power, inputs, and outputs, and to communicate with external devices or boards.

Table 2: Titanium Ti180 J484 Development Board Headers

Reference Designator	Description
P1	40-pin multi-purpose high-speed QSE connector for MIPI TX/RX, LVDS, or GPIO
P2	40-pin multi-purpose high-speed QSE connector for MIPI TX/RX, or GPIO
P3	40-pin multi-purpose high-speed QSE connector for MIPI TX/RX, LVDS, or GPIO
P4	40-pin multi-purpose high-speed QSE connector for MIPI TX/RX, LVDS, or GPIO
PJ1	12 V DC power supply input jack
PT1	0.95 V adjustable power supply source selector
PT2	3.3 V power supply source selector
PT3	1.2 V power supply source selector
PT4	VCCIO and 3.3 V (FMC_VADJ) adjustable power supply source selector
PT5	0.85 V power supply source selector
PT6	1.1 V power supply source selector
PT7	5 V power supply source selector
PT8	0.62 V power supply source selector
PT9	VCCIO33 selector for banks BL, BR, TL, and TR (3.3 V)
PT10	VQPS selector (1.8 V)
PT11	VDDPLL/VDD_PHY selector (0.85 V)
PT12	User selectable VDDQ_PHY (0.62 V or 1.1 V)
PT13	VDDQX_PHY selector (1.1 V)
PT14	MIPI selector (1.8 V)
PT15	User selectable VDDQ (0.62 V or 1.1 V)
PT16	1.8 V power supply source selector
PT17	VCCA selector (0.95 V)
J5	FMC connector
J9	JTAG header
J10	User selectable VCCIO for bank 2A_2B_2C (1.2 V, 1.5 V, or 1.8 V)
J11	User selectable VCCIO for bank 3B_3C (1.2 V, 1.5 V, or 1.8 V)
J12	User selectable VCCIO for bank 3A (1.2 V, 1.5 V, or 1.8 V)
J13	User selectable VCCIO for bank 4A (1.2 V, 1.5 V, or 1.8 V)
USB1	USB type-C receptacle (FTDI FT2232H)
TP1 - TP4	Ground test points
SD1	Micro-SD card slot
SMA1	SMA connector

Headers P1, P2, P3, and P4 (Multi-Purpose)

P1, P2, P3, and P4 are multi-purpose high-speed QSE interface connectors for either MIPI TX/RX, LVDS, or GPIO that support 2 clock lanes and 8 data lanes. You can use these connectors to attach:

- Dual Raspberry Pi Camera Connector Daughter Card
- IMX477 Camera Connector Daughter Card
- Coral Camera Connector Daughter Card
- MIPI and LVDS Expansion Daughter Card

Table 3: P1 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
1	3V3	2	MIPI1_RXDP0
3	5V	4	MIPI1_RXDN0
5	GND	6	GND
7	MIPI0_RXDP0	8	MIPI1_RXDP1
9	MIPI0_RXDN0	10	MIPI1_RXDN1
11	GND	12	GND
13	MIPI0_RXDP1	14	MIPI1_RXDP2
15	MIPI0_RXDN1	16	MIPI1_RXDN2
17	GND	18	GND
19	MIPI0_RXDP2	20	MIPI1_RXDP3
21	MIPI0_RXDN2	22	MIPI1_RXDN3
23	GND	24	GND
25	MIPI0_RXDP3	26	MIPI1_RXDP4
27	MIPI0_RXDN3	28	MIPI1_RXDN4
29	GND	30	GND
31	MIPI0_RXDP4	32	GPIOL_29_CLK30_P
33	MIPI0_RXDN4	34	GPIOL_03_CLK24_P
35	GND	36	GND
37	GPIOR_66	38	QSE_GPIOT_P_14_CLK17_P
39	GPIOR_65	40	QSE_GPIOT_N_14_CLK17_N

Table 4: P2 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
1	3V3	2	MIPI3_RXDP0
3	5V	4	MIPI3_RXDN0
5	GND	6	GND
7	MIPI2_RXDP0	8	MIPI3_RXDP1
9	MIPI2_RXDN0	10	MIPI3_RXDN1
11	GND	12	GND
13	MIPI2_RXDP1	14	MIPI3_RXDP2
15	MIPI2_RXDN1	16	MIPI3_RXDN2
17	GND	18	GND
19	MIPI2_RXDP2	20	MIPI3_RXDP3
21	MIPI2_RXDN2	22	MIPI3_RXDN3
23	GND	24	GND
25	MIPI2_RXDP3	26	MIPI3_RXDP4
27	MIPI2_RXDN3	28	MIPI3_RXDN4
29	GND	30	GND
31	MIPI2_RXDP4	32	GPIOL_04_CLK25_P
33	MIPI2_RXDN4	34	GPIOL_05_CLK26_P
35	GND	36	GND
37	GPIOR_69	38	GPIOB_P_01_EXTFB
39	GPIOR_70	40	GPIOB_P_00_PLLIN0

Table 5: P3 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
1	3V3	2	MIPI1_TXDP0
3	5V	4	MIPI1_TXDN0
5	GND	6	GND
7	MIPI0_TXDP0	8	MIPI1_TXDP1
9	MIPI0_TXDN0	10	MIPI1_TXDN1
11	GND	12	GND
13	MIPI0_TXDP1	14	MIPI1_TXDP2
15	MIPI0_TXDN1	16	MIPI1_TXDN2
17	GND	18	GND
19	MIPI0_TXDP2	20	MIPI1_TXDP3
21	MIPI0_TXDN2	22	MIPI1_TXDN3
23	GND	24	GND
25	MIPI0_TXDP3	26	MIPI1_TXDP4
27	MIPI0_TXDN3	28	MIPI1_TXDN4
29	GND	30	GND
31	MIPI0_TXDP4	32	QSE_GPIOT_P_15_CLK18_P
33	MIPI0_TXDN4	34	QSE_GPIOT_N_15_CLK18_N
35	GND	36	GND
37	QSE_GPIOT_P_16_CLK19_P	38	QSE_GPIOT_P_17_CLK20_P
39	QSE_GPIOT_N_16_CLK19_N	40	QSE_GPIOT_N_17_CLK20_N

Table 6: P4 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
1	3V3	2	MIPI3_TXDP0
3	5V	4	MIPI3_TXDN0
5	GND	6	GND
7	MIPI2_TXDP0	8	MIPI3_TXDP1
9	MIPI2_TXDN0	10	MIPI3_TXDN1
11	GND	12	GND
13	MIPI2_TXDP1	14	MIPI3_TXDP2
15	MIPI2_TXDN1	16	MIPI3_TXDN2
17	GND	18	GND
19	MIPI2_TXDP2	20	MIPI3_TXDP3
21	MIPI2_TXDN2	22	MIPI3_TXDN3
23	GND	24	GND
25	MIPI2_TXDP3	26	MIPI3_TXDP4
27	MIPI2_TXDN3	28	MIPI3_TXDN4
29	GND	30	GND
31	MIPI2_TXDP4	32	QSE_GPIOT_P_18_CLK21_P
33	MIPI2_TXDN4	34	QSE_GPIOT_N_18_CLK21_N
35	GND	36	GND
37	QSE_GPIOB_P_21_CDI9	38	QSE_GPIOB_P_18_CLK5_P
39	QSE_GPIOB_N_21_CDI8	40	QSE_GPIOB_N_18_CLK5_N
	I.		I

Header PJ1 (Power Supply)

PJ1 is a 12V DC power supply input jack. PJ1 supplies power to regulators on the board that power the Ti180. The maximum current supply to this input jack is 5 A.

Header J5 (FMC)

J5 is a 400-pin FMC LPC interface connector for connecting the FMC-to-QSE Adapter Card. You can use this connector to attach the FMC-to-QSE Adapter Card.



Note: Only sub-headers J5-2, J5-3, and J5-4 are connected to I/O pins in the Ti180. Sub-headers J5-1 and J5-5 are not connected to any I/O pins in the Ti180

Table 7: J5-2 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
C1	GND	D1	GND
C2	N.C.	D2	GND
C3	N.C.	D3	GND
C4	GND	D4	N.C.
C5	GND	D5	N.C.
C6	N.C.	D6	GND
C7	N.C.	D7	GND
C8	GND	D8	GPIOR_P_31_PLLIN1
C9	GND	D9	GPIOR_N_31
C10	GPIOR_P_22_CLK13_P	D10	GND
C11	GPIOR_N_22_CLK13_N	D11	GPIOR_P_27_CLK8_P
C12	GND	D12	GPIOR_N_27_CLK8_N
C13	GND	D13	GND
C14	GPIOR_P_20_CLK15_P	D14	GPIOR_P_25_CLK10_P
C15	GPIOR_N_20_CLK15_N	D15	GPIOR_N_25_CLK10_N
C16	GND	D16	GND
C17	GND	D17	GPIOB_P_16_EXTSPICLK_CLK3_F
C18	GPIOR_P_18	D18	GPIOB_N_16_CLK3_N
C19	GPIOR_N_18	D19	GND
C20	GND	D20	GPIOR_P_45_PLLIN0
C21	GND	D21	GPIOR_N_45
C22	GPIOB_P_23_PLLIN0	D22	GND
C23	GPIOB_N_23_CDI12	D23	GPIOR_P_42
C24	GND	D24	GPIOR_N_42
C25	GND	D25	GND
C26	GPIOB_P_24_EXTFB	D26	GPIOB_P_25_CDI15
C27	GPIOB_N_24_CDI13	D27	GPIOB_N_25_CDI14
C28	GND	D28	GND
C29	GND	D29	TCK
C30	GPIOL_00_PLLIN1	D30	FMC_TDI
C31	GPIOL_36_PLLIN1	D31	FMC_TDO

Pin Number	Signal Name	Pin Number	Signal Name
C32	GND	D32	3V3
C33	GND	D33	FMC_TMS
C34	N.C.	D34	N.C.
C35	N.C.	D35	N.C.
C36	GND	D36	3V3
C37	N.C.	D37	GND
C38	GND	D38	3V3
C39	3V3	D39	GND
C40	GND	D40	3V3

Table 8: J5-3 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
E1	GND	F1	N.C.
E2	FMC_GPIOT_P_14_CLK17_P	F2	GND
E3	FMC_GPIOT_N_14_CLK17_N	F3	GND
E4	GND	F4	N.C.
E5	GND	F5	N.C.
E6	FMC_GPIOT_P_15_CLK18_P	F6	GND
E7	FMC_GPIOT_N_15_CLK18_N	F7	N.C.
E8	GND	F8	N.C.
E9	FMC_GPIOT_P_16_CLK19_P	F9	GND
E10	FMC_GPIOT_N_16_CLK19_N	F10	N.C.
E11	GND	F11	N.C.
E12	FMC_GPIOT_P_17_CLK20_P	F12	GND
E13	FMC_GPIOT_N_17_CLK20_N	F13	N.C.
E14	GND	F14	N.C.
E15	FMC_GPIOT_P_18_CLK21_P	F15	GND
E16	FMC_GPIOT_N_18_CLK21_N	F16	N.C.
E17	GND	F17	N.C.
E18	GPIOT_P_19_CLK22_P	F18	GND
E19	GPIOT_N_19_CLK22_N	F19	N.C.
E20	GND	F20	N.C.
E21	GPIOB_P_17_CLK4_P	F21	GND
E22	GPIOB_N_17_CLK4_N	F22	N.C.
E23	GND	F23	N.C.
E24	GPIOB_P_22_CDI11	F24	GND
E25	GPIOB_N_22_CDI10	F25	N.C.
E26	GND	F26	N.C.

Pin Number	Signal Name	Pin Number	Signal Name
E27	FMC_GPIOB_P_21_CDI9	F27	GND
E28	FMC_GPIOB_N_21_CDI8	F28	N.C.
E29	GND	F29	N.C.
E30	FMC_GPIOB_P_20_CDI6_CLK7_P	F30	GND
E31	FMC_GPIOB_N_20_CDI7_CLK7_N	F31	N.C.
E32	GND	F32	N.C.
E33	FMC_GPIOB_P_19_CDI5_CLK6_P	F33	GND
E34	FMC_GPIOB_N_19_CDI4_CLK6_N	F34	N.C.
E35	GND	F35	N.C.
E36	FMC_GPIOB_P_18_CLK5_P	F36	GND
E37	FMC_GPIOB_N_18_CLK5_N	F37	N.C.
E38	GND	F38	GND
E39	N.C.	F39	GND
E40	GND	F40	N.C.

Table 9: J5-4 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name		
G1	GND	H1	N.C.		
G2	GPIOT_P_20_CLK23_P	H2	GND		
G3	GPIOT_N_20_CLK23_N	H3	GND		
G4	GND	H4	GPIOT_P_13_CLK16_P		
G5	GND	H5	GPIOT_N_13_CLK16_N		
G6	GPIOR_P_16_PLLIN1	H6	GND		
G7	GPIOR_N_16	H7	GPIOR_P_24_CLK11_P		
G8	GND	H8	GPIOR_N_24_CLK11_N		
G9	GPIOR_P_28	H9	GND		
G10	GPIOR_N_28	H10	GPIOR_P_23_CLK12_P		
G11	GND	H11	GPIOR_N_23_CLK12_N		
G12	GPIOR_P_21_CLK14_P	H12	GND		
G13	GPIOR_N_21_CLK14_N	H13	GPIOR_P_26_CLK9_P		
G14	GND	H14	GPIOR_N_26_CLK9_N		
G15	GPIOR_P_19	H15	GND		
G16	GPIOR_N_19	H16	GPIOT_P_12_EXTFB		
G17	GND	H17	GPIOT_N_12		
G18	GPIOR_P_17	H18	GND		
G19	GPIOR_N_17	H19	GPIOB_P_15_CLK2_P		
G20	GND	H20	GPIOB_N_15_CLK2_N		
G21	GPIOB_P_28_CDI21	H21	GND		

Pin Number	Number Signal Name		umber Signal Name Pin Number		Signal Name
G22	GPIOB_N_28_CDI20	H22	GPIOR_P_44_EXTFB		
G23	GND	H23	GPIOR_N_44		
G24	GPIOB_P_27_CDI19	H24	GND		
G25	GPIOB_N_27_CDI19	H25	GPIOR_P_43		
G26	GND	H26	GPIOR_N_43		
G27	GPIOR_P_41	H27	GND		
G28	GPIOR_N_41	H28	GPIOB_P_26_CDI16		
G29	GND	H29	GPIOB_N_26_CDI17		
G30	GPIOB_P_34	H30	GND		
G31	GPIOB_N_34	H31	GPIOB_P_33_CDI31		
G32	GND	H32	GPIOB_N_33_CDI30		
G33	GPIOB_P_32_CDI28	H33	GND		
G34	GPIOB_N_32_CDI29	H34	GPIOB_P_31_CDI27		
G35	GND	H35	GPIOB_N_31_CDI26		
G36	GPIOB_P_30_CDI25	H36	GND		
G37	GPIOB_N_30_CDI24	H37	GPIOB_P_29_CDI22		
G38	GND	H38	GPIOB_N_29_CDI23		
G39	N.C.	H39	GND		
G40	GND	H40	N.C.		

Headers PT1, PT2, PT3, PT4, PT5, PT6, PT7, PT8, and PT16 (Power Supply Source Selector)

PT1, PT2, PT3, PT4, PT5, PT6, PT7, PT8, and PT16 are 2-pin or 4-pin (PT1 only) headers reserved to ease power measurements. Refer to the **Titanium Ti180 J484 Development Board Schematics** for more information.

By default, the jumpers connect pins 1 and 2 (and 3 and 4 for PT1), which sources the power from on-board regulators.

Table 10: PT1, PT2, PT3, PT4, PT5, PT6, PT7, PT8, and PT16 (Power Supply Source Selector)

Header	Description
PT1	0.95 V power supply source selector (adjustable with VR2 potentiometer)
PT2	3.3 V power supply source selector
PT3	1.2 V power supply source selector
PT4	3.3 V (FMC_VADJ) power supply source selector (adjustable with VR1 potentiometer)
PT5	0.85 V power supply source selector
PT6	1.1 V power supply source selector
PT7	5 V power supply source selector
PT8	0.62 V power supply source selector
PT16	1.8 V power supply source selector

Headers PT9, PT10, PT11, PT13, PT14, and PT17 (Functional Power Supply Selector)

PT9, PT10, PT11, PT13, PT14, and PT17 are 2-pin or 4-pin (PT17 only) headers used to select whether to source a power supply from the on-board regulator or an external supply. Each header connects to different functions.

By default, the jumpers connect pins 1 and 2 (and 3 and 4 for PT17), which sources the power from on-board regulators. You can disconnect the jumper and connect an external supply to pin 2.



Important: You must remove the jumper at PT10 before powering up the development board.

Table 11: PT9, PT10, PT11, PT13, PT14, and PT17 (Functional Power Supply Selector)

Header	Description
PT9	VCCIO33 selector for banks BL, BR, TL and TR (3.3 V)
PT10	VQPS selector (1.8 V)
PT11	VDDPLL/VDD_PHY selector (0.85 V)
PT13	VDDQX_PHY selector (1.1 V)
PT14	MIPI selector (1.8 V)
PT17	VCCA selector (0.95 V)

Headers PT12 and PT15 (VDDQ_PHY and VDDQ Selector)

PT12 and PT15 are 4-pin headers used to select the voltage supplies for VDDQ_PHY and VDDQ. Select these voltage supplies based on the DDR mode you use. By default, the jumper connects pin 1 and 2. You can disconnect the jumpers, and connect an external source to pins 2 and 4.

Table 12: PT12 and PT15 Pin Assignments

Jumper	VDDQ_PHY and VDDQ Voltage	DDR Mode		
Connect Pins 1 and 2	0.62 V (default)	LPDDR4x		
Connect Pins 3 and 4	1.1 V	LPDDR4		

Header J9 (JTAG)

J9 is a 10-pin JTAG interface. You can access the Ti180 JTAG pins through this header.

Table 13: J9 Pin Assignments

Pin Number	Signal Name
1	TDO
2	3.3 V
3	TCK
4	TDI
5	TMS
6 ⁽³⁾	FTDI_RST
7	N.C.
8	CRESET_N
9	GND
10	GND

⁽³⁾ This pin will also need to be connected to GND to disable the FTDI chip so the external cable will function.

Headers J10, J11, J12, and J13 (Bank VCCIO Selector)

J10, J11, J12, and J13 are 12-pin headers used to select the VCCIO supply for banks 2A, 2B, 2C, 3A, 3B, 3C, and 4A. By default, the jumpers connect pins 1 and 2, and pins 3 and 4 which is 1.8 V. Connect the jumpers as shown in the following table to change the voltages.

Table 14: J10, J11, J12, and J13 Pin Assignments

Jumper	Header					
	J10 Banks 2A, 2B, 2C	J11 Bank 3B_3C	J12 Bank 3A	J13 Banks 4A		
Connect Pins 1 and 2		1.8 V (default)				
Connect Pins 3 and 4						
Connect Pins 5 and 6	1.2 V					
Connect Pins 7 and 8						
Connect Pins 9 and 10	3.3V (FMC_VADJ)					
Connect Pins 11 and 12	Set FMC_VADJ to 1.5 V using the VR1 potentiometer before connecting the jumpers.					



Important: The default voltage out-of-box is 3.3V. If FMC_VADJ is required, make sure the voltage matches the specifications of your daughter card (e.g., 1.2V, 1.5V, 1.8V, etc.). Additionally, be sure to install R140, R141, R142, and R143 with 0R (or shorting) to connect the voltage domain with the FMC connector.

Header USB1 (USB FTDI FT2232H)

USB1, a type-C USB receptacle, is the interface between the board and your computer for communication through the FTDI FT2232H chip. Connect the type-C USB cable for configuring the Ti180 FPGA and NOR flash.

The FTDI FT2232H module has two channels to support the following interfaces:

- FTDI interface 0—FPGA UART
- FTDI interface 1—FPGA JTAG

Test Points TP1, TP2, TP3, and TP4 (Ground)

Test points TP1, TP2, TP3, and TP4 are test points connected to ground. You can use any of the test points to get a ground reference on the Titanium Ti180 J484 Development Board.

SD1 (Micro-SD Card Slot)

The Titanium Ti180 J484 Development Board includes a micro-SD card slot, SD1. SD1 connects to GPIO pins in bank TR. The micro-SD supports data rate of up-to 25 MBps.

Table 15: SD1 Pin Assignments

Pin Name	Signal Name	Ti180 Pin Name	
DATA2	SD_DATA2	GPIOR_58	
DATA3	SD_DATA3	GPIOR_59	
CMD	SD_CMD	GPIOR_60	
VDD	3V3	-	
CLK	SD_CLK	GPIOR_62	
GND	GND	-	
DATA0	SD_DATA0	GPIOR_61	
DATA1	SD_DATA1	GPIOR_63	
GND	GND	-	
GND	GND	-	

SMA1 (SMA Connector)

The Titanium Ti180 J484 Development Board includes an SMA connector to connect to an optional external clock source. The SMA1 pin 1 connects to the GPIO pin in bank 2A 2B 2C.

By default, the SMA connector is unconnected and the OSC1 oscillator is connected to the GPIOT_P_11_PLLIN0 pin. To enable the external clock source connection, remove R5 (disconnect from the OSC1) and mount R405 with a 0 ohm resistor (connect to the SMA1).



CAUTION: Refer to the **Titanium Ti180J484 Development Board Schematics and BOM** for details. The modifications are to be done at your own risk.

Table 16: SMA1 Pin Assignments

Pin Name	Ti180 Pin Name
1	GPIOT_P_11_PLLIN0 (Unconnected)
2	GND
3	GND
4	GND
5	GND

User Outputs

The board has 6 user LEDs that are connected to I/O pins in Ti180 banks 4B and 4C. By default, the Ti180 I/O connected to these LEDs are set as active high. To turn a given LED on, pull the corresponding I/O signal high.



Note: When adding these GPIO in the Efinity® Interface Designer, configure them as output pins.

Table 17: User Outputs

Reference Designator	Ti180 Pin Name	Active	
LED2	GPIOB_N_02_CSO	High	
LED3	GPIOB_P_02_CSI	High	
LED4	GPIOB_P_13_CBSEL0_CLK0_P	High	
LED5	GPIOB_P_14_NSTATUS_CLK1_P	High	
LED6	GPIOB_N_11	High	
LED7	GPIOB_P_12_EXTFB	High	

User Inputs

The board has 2 pushbutton switches that you can use as inputs to the Ti180 FPGA. The pushbuttons are connected to I/O pins in Ti180 bank 4B. When building designs using these switches, turn on an internal pull up for these pins in the Interface Designer.

When you press the pushbutton switches the signal drives low, indicating user input.

Table 18: User Pushbuttons

Reference Designator	Ti180 Pin Name	Active
SW3	GPIOB_N_13_CBSEL1_CLK0_N	Low
SW4	GPIOB_N_14_TEST_N_CLK1_N	Low

Installing Standoffs

Before using the board, attach the standoffs with the screws and nuts provided in the kit. The following table lists the standoffs, screws, and nuts required for standoffs installation.


Table 19: Standoffs, Screws, and Nuts for Standoff Installation

Daughter card/adapter	Standoff		Screw			Nut		
to Development Board Connection Type	Size	Length	Qty	Size	Length	Qty	Size	Qty
FMC Connector	М3	10 mm	2	М3	4 mm	2	М3	2
QSE Connector	М3	5 mm	8	М3	4 mm	8	М3	8
Development Board Only	М3	12 mm	4	-	-	0	М3	4



Note: Always power off the development board before attaching the standoffs.

Figure 3: Installing Standoffs



To install standoffs:

- 1. Attach four 12 mm standoffs to the Titanium Ti180 J484 Development Board with nuts.
- 2. Attach two 10 mm standoffs to the FMC-to-QSE Adapter Card with screws.
- 3. Attach two 5 mm standoffs to a daughter card with screws.
- 4. Attach the flat cable to the FPC header, if applicable.
- **5.** Attach the daughter card with installed standoffs to the connector and tighten the standoffs with nuts.

Once the standoffs are installed securely, you can make the connections to the development board or daughter cards, for example, connecting the USB cable or Ethernet cable.




Warning: You can damage the board if you over tighten the screws. Tighten all screws to a torque between 4 ± 0.5 kgf/cm and 5 ± 0.5 kgf/cm.

Titanium Ti180 J484 Development Board Example Design

Efinix preloads the Titanium Ti180 J484 Development Board with an example design that demonstrates the following functions:

- Multi-Input Video Stream
- Read SD Card Information

Figure 4: Example Design Block Diagram Overview



Multi-Input Video Stream

The design receives a video stream from the Raspberry Pi v2 camera module through a MIPI CSI-2 RX block, then displays the video through the HDMI output. A Sapphire RISC-V SoC controls the operation flow of the design and assigns the DMA controller to stream video frame data to and from the LPDDR4 memory.

The design can display up to four Raspberry Pi v2 camera module video streams simultaneously. The Titanium Ti180 J484 Development Kit only includes one Raspberry Pi v2 camera module. You need to provide three additional camera modules to use this feature. To simulate a multi-input stream in a single-camera setup, the example design generates a video output, loop-back the data through the MIPI CSI-2 TX and RX, then displays the video as one of the video outputs.


Read SD Card Information

The design includes an SD host controller block that initializes the SD card and accesses the SD card information. You can retrieve the SD card information such as card size, speed, and blocks using a terminal software on your computer. Additionally, the design performs a simple write and read test after retrieving the SD card information.

Set Up the Hardware

The following figure shows the hardware setup steps:

Figure 5: Hardware Setup



(!)

Important: Always switch off the power supply and board's power switch before attaching or detaching cables and daughter cards.

- 1. Install standoffs on the Titanium Ti180 J484 Development Board as described in Installing Standoffs on page 25.
- 2. Attach the Dual Raspberry Pi Camera Connector Daughter Card to the P1 connector of the Titanium Ti180 J484 Development Board.
- **3.** Attach two IMX477 Camera Connector Daughter Cards to the P2 and P4 connectors of the Titanium Ti180 J484 Development Board. Use the 22-pin FPC cable to connect both daughter cards to create a loop-back.
- **4.** Attach the HDMI Connector Daughter Card to the J5 connector of the Titanium Ti180 J484 Development Board.

5. Ensure that all boards have the following jumper settings:

Board	Header	Pins to Connect
Titanium Ti180 J484	J9 and PT10	N.C.
Development Board	J10, J11, J12, J13, PT1, and PT17	1 - 2 and 3 - 4
	PT2, PT3, PT4, PT5, PT6, PT7, PT8, PT9, PT11, PT12, PT13, PT14, PT15, and PT16	1 - 2
FMC-to-QSE Adapter Card	J5	5 - 6 and 7 - 8
Dual Raspberry Pi Camera Connector Daughter Card	J1	1 - 2, 3 - 4, 5 - 6, 7 - 8, 9 - 10, and 11 - 12
IMX477 Camera Connector Daughter Cards	J1	1 - 2, 3 - 4, 5 - 6, 7 - 8, 9 - 10, and 11 - 12

- **6.** Insert a Micro-SD card into the Micro-SD card slot. This is an optional step if you want to run the read SD card function.
- 7. Connect the USB header to a USB port of your computer.
- **8.** Ensure the power supply and board power switch (PSW1) are turned off, then connect the 12 V power cable to the board connector and a power source.



Important: You must remove the jumper at PT10 before powering up the development board.

- 9. Turn on the power supply and the board's power switch (PSW1).
- 10. After turning on the board, press pushbutton SW1 (CRESET N).

The board LEDs light up to indicate the following board status.

Table 20: Board LED Outputs

LED	Description
LED11, LED12, and LED13 turned on	Power good
LED1 turned on	FPGA configuration done
LED7 turned on	DDR configuration done
LED6 turned on	DDR memory test done
LED2 blinking	MIPI channel RX0 is streaming input
LED3 blinking	MIPI channel RX1 is streaming input
LED4 blinking	MIPI channel RX2 is streaming input
LED5 blinking	MIPI channel RX3 is streaming input



Note: If the monitor displays an abnormal video stream, press SW1 to reset the example design.

You can use the lens adjustment tool included in the kit to set the Raspberry Pi v2 camera module focus when the video is streaming.

Using the Multi-Input Video Stream Design

The design has five possible display outputs. You can change the display output by pressing the board's pushbutton or the computer keyboard keys.

Using Keyboard Keys to Change the Display Output

You need to set up a terminal on your computer before you can use this feature.

- 1. Open terminal software on the computer. You can use any Windows or Linux terminal application such as PuTTy, Tera Term, Minicom, and others.
- 2. Select the available USB serial COM port and set the following:
 - Baud rate: 115200
 - Data: 8-bit
 - Parity bit: No
 - Stop bit: 1
- **3.** Press pushbutton SW1 to reconfigure the example design. The terminal displays the following output:

```
*********TI180 OOBTest******

Cameras Initial!

Pi Camera 0 Initial Done!

Assert failure!

Pi Camera 1 Initial Error!

Assert failure!

Pi Camera 2 Initial Error!

Assert failure!

Pi Camera 3 Initial Error!
```

4. Press keys 1, 2, 3, 4, or 5 on your keyboard to select the display output described in Table 21: Display Outputs on page 30.

Using a Pushbutton to Change the Display Output

Press pushbutton SW4 on the Titanium Ti180 J484 Development Board to change the input source. The display output changes sequentially each time you press the pushbutton.

Table 21: Display Outputs

Output	Input Source		Description	
Display Sequence	Development Board	Daughter Card		
1	P1	FPC2 of Dual Raspberry Pi Camera Connector	MIPI RX0 (default) The monitor displays the video stream from the Raspberry Pi v2 camera module.	
2	P1	FPC1 of Dual Raspberry Pi Camera Connector	MIPI RX1 There are no camera modules connected to this QSE connector. The monitor displays a colour bar (indicating no input). You will see a video stream if you connect a Raspberry Pi v2 camera module to this header.	
3	P2	FPC1 of IMX477 Camera Connector	MIPI RX2 There are no camera modules connected to this header. The monitor displays a colour bar (indicating no input). You will see a video stream if you connect a camera module to this QSE connector.	
4	P2	FPC2 of IMX477 Camera Connector	MIPI RX3 The monitor displays the loop-back video generated by the example design. You will see a video stream if you connect a camera module to this QSE connector.	
5	All four inputs		The monitor displays all four input sources to a single video output. Top-left: Display input from MIPI RX0 Top-right: Display input from MIPI RX1 Bottom-left: Display input from MIPI RX2 Bottom-right: Display input from MIPI RX3	

Reading the SD Card Information

- 1. Open terminal software on the computer. You can use any Windows or Linux terminal application such as PuTTy, Tera Term, Minicom, and others.
- 2. Select the available USB serial COM port and set the following:
 - Baud rate: 115200
 - Data: 8-bitParity bit: No
 - Stop bit: 1
- **3.** Press the V key on your keyboard to start. The console displays the SD card information and a warning prompts you either to continue or quit the write and read test:

4. Press any key to continue. The console then displays the write and read results:

```
echo character:
Tested Block 0/31129600 Write s=5302 KByte/s Read s=1716 KByte/s
Tested Block 1024/31129600 Write s=5303 KByte/s Read s=1716 KByte/s
Tested Block 2048/31129600 Write s=5303 KByte/s Read s=1716 KByte/s
:
:
:
:
:
:
```



Note: The test overwrites, reads, and checks all the memory blocks available in the SD card. This may take a long time to complete. You can quit the test at any time by pressing the Q key.

If the test failed or there is no SD card inserted in the slot, the console displays:

```
--- EFX-SD Card Demo---

Initialize...Loop: 0
Reponse: 0x0
```

SD Initial Error

Creating Your Own Design

The Titanium Ti180 J484 Development Board allows you to create and explore designs for the Ti180 FPGA. Efinix® provides example code and designs to help you get started:

- Our Support Center (www.efinixinc.com/support) includes examples targeting the board.
- The Efinity® software includes also example designs that you can use as a starting point for your own project and includes a step-by-step tutorial.

Restoring the Demonstration Design

After you have used the board for other designs, you may want to go back to the original preloaded example design.




Note: The preloaded example design project file is available in the **Titanium Ti180 J484 Development Board Demonstration Design** page. The example design page includes the required Efinity software version to compile the design.

The example design consists of the FPGA bitstream and the RISC-V SoC application binary. You need to program these files if you want to restore the example design. There are two ways of programming the files into the SPI flash:

- Program the FPGA bitstream and the application binary together with a combined bitstream
- Program the FPGA bitstream and the application binary separately with two bitstreams

Generally, you use the combined bitstream to quickly restore the entire example design. Use the separate bitstream if you want to restore either the FPGA bitstream or the application binary portion only.

Figure 6: Example Design SPI Flash Content



Update Efinity Software to Use SPI Active JTAG Bridge Mode (New)

Efinix[®] is phasing out SPI Active using JTAG Bridge (Legacy) mode. In its place, we offer an improved version of SPI Active using JTAG Bridge (New) mode, available in the Efinity software v2023.2 and higher. This new mode is substantially faster than the legacy mode and has pre-built flash loader (.bit) files that you can use. These (.bit) files do not require an external clock source.

Nevertheless, you can still use legacy mode with either your own (.bit) file or the .bit file provided with the example design. See Efinity Software User Guide for guidance on how to use legacy mode.

Example Design Files

The example design includes the following design files.

Table 22: Design Example File and Directories

File or Directory	Description
bsp\Ti180J484_DK\ti180_oob.xml	Example design project file.
bsp\Ti180J484_DK\Bitstream\RestoreBitstream \Combine_TI180J484_oob.hex	Combined file consists of the FPGA bitstream and RISC-V SoC application binary. Program this file into the SPI flash using SPI active configuration mode.
bsp\Ti180J484_DK\Bitstream\RestoreBitstream \FPGA_TI180J484_oob.hex	FPGA bitstream only. Program this file into the SPI flash using SPI active configuration mode.
bsp\Ti180J484_DK\Bitstream\RestoreBitstream\FW_TI180J484_oob.hex	RISC-V SoC application binary only. Program this file into the SPI flash using SPI active configuration mode.
bsp\Ti180J484_DK\Bitstream\RestoreBitstream \FPGA_TI180J484_oob.bit	FPGA bitstream only. Use this file to configure the Ti180 FPGA using JTAG mode configuration.
bsp\Ti180J484_DK\Bitstream\FlashLoader \jtag_spi_flash_loader_ti180J484.bit	Pre-compiled JTAG Bridge image file. ⁽⁴⁾
bsp\Ti180J484_DK\Bitstream\SocFW\ti180_oob.elf	Pre-compiled example design application binary file to run using OpenOCD Debugger.
bsp\Ti180J484_DK\Bitstream\SocFW\ti180_oob.bin	Pre-compiled example design application binary file to program into SPI flash using OpenOCD Debugger.
bsp\Ti180J484_DK\Bitstream\BootLoader \bootloader.hex	Pre-compiled SPI flash bootloader binary file. The example design does not use the default Sapphire RISC-V SoC SPI flash bootloader. Use this bootloader to overwrite the default SPI flash bootloader if you regenerate the Sapphire RISC-V SoC in IP Manager.
bsp\Ti180J484_DK\Bitstream\BootLoader \bootloader.elf	Pre-compiled bootloader binary file to run using OpenOCD Debugger.

⁽⁴⁾ This file is incompatible with the default SPI Active using JTAG Bridge (New) mode. You should only use this file if you are using SPI Active using JTAG Bridge (Legacy) mode. For guidance with using legacy mode, see **Efinity Software User Guide.**

File or Directory	Description
bsp\Ti180J484_DK\embedded_sw\soc_ti180_oob\	RISC-V SoC workspace.
bsp\Ti180J484_DK\embedded_sw \soc_ti180_oob_legacy\	Use the files in soc_ti180_oob if you are using the Efinity RISC-V IDE.
	Use the files in soc_ti180_oob_legacy if you are using the Legacy Eclipse IDE.
bsp\Ti180J484_DK\embedded_sw\soc_ti180_oob \software\standalone\ti180_oob	RISC-V SoC example design project files.
bsp\Ti180J484_DK\embedded_sw \soc_ti180_oob_legacy\software\standalone \ti180_oob	
bsp\Ti180J484_DK\embedded_sw\soc_ti180_oob \software\standalone\bootloader	RISC-V SoC bootloader project files.
bsp\Ti180J484_DK\embedded_sw \soc_ti180_oob_legacy\software\standalone \bootloader	



Learn more: Before working with the RISC-V SoC included with this example design, you should already be familiar with using the Sapphire SoC and Efinity RISC-V Embedded Software IDE. Refer to the **Sapphire RISC-V SoC Hardware and Software User Guide** for more information about the Sapphire SoC.

Programming the Development Board



Note: This section describes the steps to program the example design FPGA bitstream and RISC-V SoC application binary using the SPI Active mode in Efinity Programmer with .hex and .bit files. For instructions to program or boot the RISC-V SoC application binary using the OpenOCD Debugger with .bin or .elf files, refer to the Sapphire RISC-V SoC Hardware and Software User Guide.

Before programming the board, connect the Titanium Ti180 J484 Development Board to your computer using a USB cable and power-on the board. Refer to Table 22: Design Example File and Directories on page 34.

Combined Bitstream

To program the combined bitstream into the SPI flash using SPI Active using JTAG Bridge (New) mode⁽⁵⁾:

- 1. Choose the USB Target (i.e., Titanium Ti180 J484 Development Board).
- 2. Choose the SPI Active using JTAG Bridge (New) programming mode.
- 3. In the Image box, click the Select Image File button and select Combine_TI180J484_oob.hex.
- 4. Turn on the Auto configure JTAG Bridge Image option.
- 5. Ensure that the Starting Flash Address is set to 0x000000.
- **6.** Click **Start Program** button. The Programmer will configure the FPGA to JTAG Bridge mode and then program the flash device.

Separate FPGA Bitstream and Application Binary

To program the FPGA bitstream into the SPI flash using JTAG Bridge (New) mode⁽⁵⁾:

- 1. Choose the USB Target (i.e., Titanium Ti180 J484 Development Board).
- 2. Choose the SPI Active using JTAG Bridge (New).
- 3. In the Image box, click the Select Image File button and select FPGA_TI180J484_oob.hex.
- 4. Turn on the Auto configure JTAG Bridge Image option.
- 5. Ensure that the Starting Flash Address is set to 0x000000.
- **6.** Click **Start Program** button. The Programmer will configure the FPGA to JTAG Bridge mode and then program the flash device.

To program the application binary into the SPI flash using JTAG Bridge (New) mode⁽⁵⁾:

- 1. Choose the USB Target (i.e., Titanium Ti180 J484 Development Board).
- 2. Choose the SPI Active using JTAG Bridge (New).
- 3. In the Image box, click the Select Image File button and select FW_TI180J484_oob.hex.
- 4. Turn on the Auto configure JTAG Bridge Image option.
- 5. Ensure that the Starting Flash Address is set to 0x880000.
- **6.** Click **Start Program** button. The Programmer will configure the FPGA to JTAG Bridge mode and then program the flash device.

⁽⁵⁾ For SPI Active using JTAG Bridge (Legacy) mode, refer to the **Efinity Software User Guide**.

FMC-to-QSE Adapter Card


The FMC-to-QSE Adapter Card (part number: EFX_GPIO_FL_DC_C) adds three additional multi-purpose QSE connectors to the supported development board. The adapter card connects to the development board using the FPGA mezzanine card (FMC) with low pin-count connector (LPC). You can use the QSE connectors to attach:

- HDMI Connector Daughter Card
- Ethernet Connector Daughter Card
- MIPI and LVDS Expansion Daughter Card



Learn more: Refer to the FMC-to-QSE Adapter Card Schematics and BOM for the part details and schematics.

Figure 7: FMC-to-QSE Adapter Card





Warning: The board can be damaged without proper anti-static handling.

Features

- Three QSE multi-purpose connector extension for development boards
- Power supplied from the development board; no external power required

Headers

Table 23: FMC-to-QSE Adapter Card Headers

Reference Designator	Description	
J1	40-pin multi-purpose high-speed QSE connector for GPIO	
J2	40-pin multi-purpose high-speed QSE connector for GPIO	
J3	40-pin multi-purpose high-speed QSE connector for GPIO	
J4	FMC connector	
J5	8-pin header for selecting power source	

Headers J1, J2, and J3 (QSE Connectors)

J1, J2, and J3 are multi-purpose high-speed QSE interface connectors.

Table 24: J1, J2, and J3 Pin Assignments

Pin		Signal Name	
Number	J1	J2	J3
1	3V3_B	3V3_B	3V3_B
2	QSE1_P02	QSE2_P02	QSE3_P02
3	5V_B	5V_B	5V_B
4	QSE1_P04	QSE2_P04	QSE3_P04
5	GND	GND	GND
6	GND	GND	GND
7	QSE1_P07	QSE2_P07	QSE3_P07
8	QSE1_P08	QSE2_P08	QSE3_P08
9	QSE1_P09	QSE2_P09	QSE3_P09
10	QSE1_P10	QSE2_P10	QSE3_P10
11	GND	GND	GND
12	GND	GND	GND
13	QSE1_P13	QSE2_P13	QSE3_P13
14	QSE1_P14	QSE2_P14	QSE3_P14
15	QSE1_P15	QSE2_P15	QSE3_P15
16	QSE1_P16	QSE2_P16	QSE3_P16
17	GND	GND	GND
18	GND	GND	GND
19	QSE1_P19	QSE2_P19	QSE3_P19
20	QSE1_P20	QSE2_P20	QSE3_P20
21	QSE1_P21	QSE2_P21	QSE3_P21
22	QSE1_P22	QSE2_P22	QSE3_P22

Pin		Signal Name	
Number	J1	J2	J3
23	GND	GND	GND
24	GND	GND	GND
25	QSE1_P25	QSE2_P25	QSE3_P25
26	QSE1_P26	QSE2_P26	QSE3_P26
27	QSE1_P27	QSE2_P27	QSE3_P27
28	QSE1_P28	QSE2_P28	QSE3_P28
29	GND	GND	GND
30	GND	GND	GND
31	QSE1_P31	QSE2_P31	QSE3_P31
32	QSE1_P32	QSE2_P32	QSE3_P32
33	QSE1_P33	QSE2_P33	QSE3_P33
34	QSE1_P34	QSE2_P34	QSE3_P34
35	GND	GND	GND
36	GND	GND	GND
37	QSE1_P37	QSE2_P37	QSE3_P37
38	QSE1_P38	QSE2_P38	QSE3_P38
39	QSE1_P39	QSE2_P39	QSE3_P39
40	QSE1_P40	QSE2_P40	QSE3_P40

Header J4 (FMC)

J4 is a 400-pin FMC LPC interface connector for connecting the FMC-to-QSE Adapter Card to the development board.

Table 25: J4-1 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
A1	GND	B1	N.C.
A2	N.C.	B2	GND
А3	N.C.	В3	GND
A4	GND	B4	N.C.
A5	GND	B5	N.C.
A6	N.C.	В6	GND
A7	N.C.	В7	GND
A8	GND	В8	N.C.
A9	GND	В9	N.C.
A10	N.C.	B10	GND
A11	N.C.	B11	GND
A12	GND	B12	N.C.
A13	GND	B13	N.C.

Pin Number	Signal Name	Pin Number	Signal Name
A14	N.C.	B14	GND
A15	N.C.	B15	GND
A16	GND	B16	N.C.
A17	GND	B17	N.C.
A18	N.C.	B18	GND
A19	N.C.	B19	GND
A20	GND	B20	N.C.
A21	GND	B21	N.C.
A22	N.C.	B22	GND
A23	N.C.	B23	GND
A24	GND	B24	N.C.
A25	GND	B25	N.C.
A26	N.C.	B26	GND
A27	N.C.	B27	GND
A28	GND	B28	N.C.
A29	GND	B29	N.C.
A30	N.C.	B30	GND
A31	N.C.	B31	GND
A32	GND	B32	N.C.
A33	GND	B33	N.C.
A34	N.C.	B34	GND
A35	N.C.	B35	GND
A36	GND	B36	N.C.
A37	GND	B37	N.C.
A38	N.C.	B38	GND
A39	N.C.	B39	GND
A40	GND	B40	N.C.

Table 26: J4-2 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
C1	GND	D1	GND
C2	N.C.	D2	GND
C3	N.C.	D3	GND
C4	GND	D4	N.C.
C5	GND	D5	N.C.
C6	N.C.	D6	GND
C7	N.C.	D7	GND
C8	GND	D8	QSE2_P26

Pin Number	Signal Name	Pin Number	Signal Name
С9	GND	D9	QSE2_P28
C10	QSE1_P20	D10	GND
C11	QSE1_P22	D11	QSE2_P02
C12	GND	D12	QSE2_P04
C13	GND	D13	GND
C14	QSE1_P19	D14	QSE2_P08
C15	QSE1_P21	D15	QSE2_P10
C16	GND	D16	GND
C17	GND	D17	QSE2_P38
C18	QSE1_P13	D18	QSE2_P40
C19	QSE1_P15	D19	GND
C20	GND	D20	QSE2_P31
C21	GND	D21	QSE2_P33
C22	QSE3_P07	D22	GND
C23	QSE3_P09	D23	QSE2_P13
C24	GND	D24	QSE2_P15
C25	GND	D25	GND
C26	QSE3_P13	D26	QSE3_P19
C27	QSE3_P15	D27	QSE3_P21
C28	GND	D28	GND
C29	GND	D29	N.C.
C30	QSE2_P37	D30	N.C.
C31	QSE2_P39	D31	N.C.
C32	GND	D32	GND
C33	GND	D33	N.C.
C34	N.C.	D34	N.C.
C35	N.C.	D35	N.C.
C36	GND	D36	3V3
C37	N.C.	D37	GND
C38	GND	D38	3V3
C39	3V3	D39	GND
C40	GND	D40	3V3

Table 27: J4-3 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
E1	GND	F1	N.C.
E2	QSE3_P37	F2	GND
E3	QSE3_P39	F3	GND
E4	GND	F4	N.C.
E5	GND	F5	N.C.
E6	QSE3_P32	F6	GND
E7	QSE3_P34	F7	N.C.
E8	GND	F8	N.C.
E9	QSE3_P38	F9	GND
E10	QSE3_P40	F10	N.C.
E11	GND	F11	N.C.
E12	QSE2_P32	F12	GND
E13	QSE2_P34	F13	N.C.
E14	GND	F14	N.C.
E15	N.C.	F15	GND
E16	N.C.	F16	N.C.
E17	GND	F17	N.C.
E18	N.C.	F18	GND
E19	N.C.	F19	N.C.
E20	GND	F20	N.C.
E21	N.C.	F21	GND
E22	N.C.	F22	N.C.
E23	GND	F23	N.C.
E24	N.C.	F24	GND
E25	N.C.	F25	N.C.
E26	GND	F26	N.C.
E27	N.C.	F27	GND
E28	N.C.	F28	N.C.
E29	GND	F29	N.C.
E30	N.C.	F30	GND
E31	N.C.	F31	N.C.
E32	GND	F32	N.C.
E33	N.C.	F33	GND
E34	N.C.	F34	N.C.
E35	GND	F35	N.C.
E36	N.C.	F36	GND
E37	N.C.	F37	N.C.

Pin Number	Signal Name	Pin Number	Signal Name
E38	GND	F38	GND
E39	VADJ	F39	GND
E40	GND	F40	VADJ

Table 28: J4-4 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
G1	GND	H1	N.C.
G2	QSE1_P14	H2	GND
G3	QSE1_P16	H3	GND
G4	GND	H4	QSE1_P37
G5	GND	H5	QSE1_P39
G6	QSE1_P31	H6	GND
G7	QSE1_P33	H7	QSE1_P26
G8	GND	H8	QSE1_P28
G9	QSE2_P14	H9	GND
G10	QSE2_P16	H10	QSE1_P02
G11	GND	H11	QSE1_P04
G12	QSE1_P08	H12	GND
G13	QSE1_P10	H13	QSE2_P20
G14	GND	H14	QSE2_P22
G15	QSE1_P07	H15	GND
G16	QSE1_P09	H16	QSE1_P32
G17	GND	H17	QSE1_P34
G18	QSE1_P25	H18	GND
G19	QSE1_P27	H19	QSE1_P38
G20	GND	H20	QSE1_P40
G21	N.C.	H21	GND
G22	N.C.	H22	QSE2_P25
G23	GND	H23	QSE2_P27
G24	QSE3_P31	H24	GND
G25	QSE3_P33	H25	QSE2_P19
G26	GND	H26	QSE2_P21
G27	QSE2_P07	H27	GND
G28	QSE2_P09	H28	QSE3_P25
G29	GND	H29	QSE3_P27
G30	N.C.	H30	GND
G31	N.C.	H31	QSE3_P26
G32	GND	H32	QSE3_P28

Pin Number	Signal Name	Pin Number	Signal Name
G33	QSE3_P20	H33	GND
G34	QSE3_P22	H34	QSE3_P14
G35	GND	H35	QSE3_P16
G36	QSE3_P08	H36	GND
G37	QSE3_P10	H37	QSE3_P02
G38	GND	H38	QSE3_P04
G39	VADJ	H39	GND
G40	GND	H40	VADJ

Table 29: J4-5 Pin Assignments

Pin Number	Signal Name	Pin Number	Signal Name
J1	GND	K1	N.C.
J2	N.C.	K2	GND
J3	N.C.	K3	GND
J4	GND	K4	N.C.
J5	GND	K5	N.C.
J6	N.C.	K6	GND
J7	N.C.	K7	N.C.
J8	GND	K8	N.C.
J9	N.C.	К9	GND
J10	N.C.	K10	N.C.
J11	GND	K11	N.C.
J12	N.C.	K12	GND
J13	N.C.	K13	N.C.
J14	GND	K14	N.C.
J15	N.C.	K15	GND
J16	N.C.	K16	N.C.
J17	GND	K17	N.C.
J18	N.C.	K18	GND
J19	N.C.	K19	N.C.
J20	GND	K20	N.C.
J21	N.C.	K21	GND
J22	N.C.	K22	N.C.
J23	GND	K23	N.C.
J24	N.C.	K24	GND
J25	N.C.	K25	N.C.
J26	GND	K26	N.C.
J27	N.C.	K27	GND

Pin Number	Signal Name	Pin Number	Signal Name
J28	N.C.	K28	N.C.
J29	GND	K29	N.C.
J30	N.C.	K30	GND
J31	N.C.	K31	N.C.
J32	GND	K32	N.C.
J33	N.C.	K33	GND
J34	N.C.	K34	N.C.
J35	GND	K35	N.C.
J36	N.C.	K36	GND
J37	N.C.	K37	N.C.
J38	GND	K38	N.C.
J39	N.C.	K39	GND
J40	GND	K40	N.C.

Header J5 (Power Source Selector)

J5 is a 8-pin header used to select the power supply for the FMC-to-QSE Adapter Card.


Table 30: J5 Pin Assignment

Jumper	Description
Connect Pins 1 and 2 Connect Pins 3 and 4	Use VADJ supply from the development board
Connect Pins 5 and 6 Connect Pins 7 and 8	Use 3.3 V supply from the development board (default)

Attaching the FMC-to-QSE Adapter Card

The FMC-to-QSE Adapter Card attaches to the FMC connector (J5) of the Titanium Ti180 J484 Development Board.

Figure 8: Attaching FMC-to-QSE Adapter Card



- 1. Install standoffs and screws on the FMC-to-QSE Adapter Card and the daughter with a QTE connector.
- 2. Connect the daughter card to the FMC-to-QSE Adapter Card.
- 3. Install the nuts on the FMC-to-QSE Adapter Card.
- **4.** Ensure the power supply and board power switch are turned off, then connect FMC-to-QSE Adapter Card to the Titanium Ti180 J484 Development Board.
- 5. Install the nuts on the Titanium Ti180 J484 Development Board.

Dual Raspberry Pi Camera Connector Daughter Card


The Dual Raspberry Pi Camera Connector Daughter Card (part number: EFINIX_IFB_PICAMX2) bridges between the development board and two Raspberry Pi v2 camera modules. You can connect two Raspberry Pi cameras using the 15-pin flat cable to headers FPC1 (bottom) and FPC2 (top). Additionally, the board has a 12-pin header for optional camera control pins.



Learn more: Refer to the **Dual Raspberry Pi Camera Connector Daughter Card Schematics and BOM** for the part details and schematics.

Figure 9: Dual Raspberry Pi Camera Connector Daughter Card







Warning: The board can be damaged without proper anti-static handling.

Features

- Bridges 40-pin MIPI CSI-2 interface on the development board to two 15-pin interfaces
- Pin to pin compatible with Raspberry Pi v2 camera modules
- Supports up to 2.5 Gbps on MIPI interface
- User selectable pins for optional camera functions
- Power supplied from the development board; no external power required



Note: For technical support using Raspberry Pi v2 camera modules, please refer to their web site at www.raspberrypi.org.

Headers

Table 31: Dual Raspberry Pi Camera Connector Daughter Card Headers

Reference Designator	Description
FPC1	15-pin flexible printed cable (FPC) receptacle for Raspberry Pi camera v2 camera modules
FPC2	15-pin flexible printed cable (FPC) receptacle for Raspberry Pi camera v2 camera modules
J1	12-pin header for optional camera signals
J2	40-pin QTE connector bringing MIPI signals, and power from the development board.
J3	3-pin header for supply test points

Headers FPC1 and FPC2 (Raspberry Pi v2 Camera Module Connector)

FPC1 and FPC2 are 15-pin flexible flat cable headers for connecting to Raspberry Pi v2 camera modules.

Table 32: FPC1 and FPC2 Pin Assignments

Pin	Pin Name		Description
Number	FPC1	FPC2	
1	GND	GND	Ground
2	DN0_1	DN0_0	Differential MIPI lane 0
3	DP0_1	DP0_0	
4	GND	GND	Ground
5	DN1_1	DN1_0	Differential MIPI lane 1
6	DP1_1	DP1_0	
7	GND	GND	Ground
8	CN0_1	CN0_0	MIPI clock lane
9	CP0_1	CP0_0	
10	GND	GND	Ground
11	CAM_EN_1	CAM_EN_0	Camera enable/reset
12	N.C.	N.C.	No connect
13	CAM_SCL_1	CAM_SCL_0	I ² C control
14	CAM_SDA_1	CAM_SDA_0	I ² C control
15	3V3	3V3	3.3 V power supply

Header J1 (Optional Camera Signals)

J1 is a 12-pin header that has optional pins (SCL and SDA) used for MIPI Camera Command Set (CCS) transactions. These signals are routed to the FPGA on the board. You can control these pins with an external device by removing the jumpers and connecting wires from the header to an external device. The header controls the settings for both cameras, but each camera has the dedicated pins shown in the following table.

Table 33: J1 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	SCL_0	I ² C signal for FPC2	2	CAM_SCL_0	I ² C signal for FPC2
3	SDA_0	I ² C signal for FPC2	4	CAM_SDA_0	I ² C signal for FPC2
5	EN_0	Camera GPIO for FPC2	6	CAM_EN_0	Camera GPIO for FPC2
7	SCL_1	I ² C signal for FPC1	8	CAM_SCL_1	I ² C signal for FPC1
9	SDA_1	I ² C signal for FPC1	10	CAM_SDA_1	I ² C signal for FPC1
11	EN_1	Camera GPIO for FPC1	12	CAM_EN_1	Camera GPIO for FPC1

Header J2 (QTE Connector)

J2 is a 40-pin QTE connector to connect the daughter card to the QSE connector on the development board.

Table 34: J2 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	3V3	3.3 V supply	2	N.C.	No connect
3	5V0	5.0 V supply	4	N.C.	No connect
5	GND	Ground	6	GND	Ground
7	DP0_0	Differential MIPI lane 0 for FPC2	8	N.C.	No connect
9	DN0_0	Differential MIPI lane 0 for FPC2	10	N.C.	No connect
11	GND	Ground	12	GND	Ground
13	DP1_0	Differential MIPI lane 1 for FPC2	14	CP0_1	MIPI clock lane for FPC1
15	DN1_0	Differential MIPI lane 1 for FPC2	16	CN0_1	MIPI clock lane for FPC1
17	GND	Ground	18	GND	Ground
19	CP0_0	MIPI clock lane for FPC2	20	DP1_1	Differential MIPI lane 1 for FPC1
21	CN0_0	MIPI clock lane for FPC2	22	DN1_1	Differential MIPI lane 1 for FPC1
23	GND	Ground	24	GND	Ground
25	N.C.	No connect	26	DP0_1	Differential MIPI lane 0 for FPC1
27	N.C.	No connect	28	DN0_1	Differential MIPI lane 0 for FPC1
29	GND	Ground	30	GND	Ground
31	N.C.	No connect	32	SCL_1	I ² C control pin for FPC1
33	N.C.	No connect	34	SDA_1	I ² C control pin for FPC1
35	GND	Ground	36	GND	Ground
37	SCL_0	I ² C control pin for FPC2	38	EN_1	Camera enable/reset for FPC1
39	SDA_0	I ² C control pin for FPC2	40	EN_0	Camera enable/reset for FPC2

Header J3 (Supply Test Points)

J3 is a 3-pin header connected to the available Dual Raspberry Pi Camera Connector Daughter Card power supplies. Connect to the following pins to evaluate the corresponding power supply.


Table 35: J3 Pin Assignments

Pin Number	Voltage
1	5 V
2	3.3 V
3	GND

Attaching the Dual Raspberry Pi Camera Connector Daughter Card

The Dual Raspberry Pi Camera Connector Daughter Card attaches to the multi-purpose QSE connector on the Titanium Ti180 J484 Development Board.

Figure 10: Attaching Dual Raspberry Pi Camera Connector Daughter Card





Note: P3 and P4 connectors include only MIPI TX signals. No camera input signals are available on these connectors. However, you still can connect the daughter card to these connectors as output of a loop-back design.

- Install standoffs and screws on the Dual Raspberry Pi Camera Connector Daughter Card.
- 2. Connect the 15-pin FPC cable to the Dual Raspberry Pi Camera Connector Daughter Card.
- 3. Ensure the power supply and board power switch are turned off, then connect the Dual Raspberry Pi Camera Connector Daughter Card to the Titanium Ti180 J484 Development Board.
- 4. Install the nuts on the Titanium Ti180 J484 Development Board.
- 5. Connect the camera module to the daughter card using a 15-pin FPC cable.

IMX477 Camera Connector Daughter Card

The IMX477 Camera Connector Daughter Card has two headers, FPC1 (bottom) and FPC2 (top), to which you can connect the included 22-pin flat cable. You then connect any IMX477 camera modules that use a 22-pin flat cable to the daughter card. Additionally, the board has a 12-pin header for optional camera control pins.




Note: IMX477 camera modules are not included in the Titanium Ti180 J484 Development Kit.



Learn more: Refer to the IMX477 Camera Connector Daughter Card Schematics and BOM for the part details and schematics.

Figure 11: IMX477 Camera Connector Daughter Card



Warning: The board can be damaged without proper anti-static handling.

Features

- Bridges 40-pin MIPI CSI-2 interface on the development board to two 22-pin interfaces
- Pin to pin compatible with IMX477 camera modules
- Supports up to 2.5 Gbps on MIPI interface
- User selectable pins for optional camera functions
- Power supplied from the development board; no external power required

Headers

Table 36: IMX477 Camera Connector Daughter Card Headers

Reference Designator	Description
FPC1	22-pin flexible printed cable (FPC) receptacle for IMX477 camera modules
FPC2	22-pin flexible printed cable (FPC) receptacle for IMX477 camera modules
J1	12-pin header for optional camera signals
J2	40-pin QTE connector bringing MIPI signals, and power from the development board.
J3	3-pin header for supply test points

Headers FPC1 and FPC2 (IMX477 Connector)

FPC1 and FPC2 are 22-pin flexible flat cable headers for connecting to IMX477 camera modules.

Table 37: FPC1 and FPC2 Pin Assignments

Pin	Pin Name		Description
Number	FPC1	FPC2	
1	3V3	3V3	3.3 V power supply
2	CAM_SDA_0	CAM_SDA_1	I ² C control
3	CAM_SCL_0	CAM_SCL_1	
4	GND	GND	Ground
5	N.C.	N.C.	No connect
6	CAM_EN_0	CAM_EN_1	Camera enable/reset
7	GND	GND	Ground
8	MIPI0_RXDP4	MIPI1_RXDP4	Differential MIPI lane 3
9	MIPI0_RXDN4	MIPI1_RXDN4	
10	GND	GND	Ground
11	MIPI0_RXDP3	MIPI1_RXDP3	Differential MIPI lane 2
12	MIPI0_RXDN3	MIPI1_RXDN3	
13	GND	GND	Ground
14	MIPI0_RXDP2	MIPI1_RXDP2	MIPI clock lane
15	MIPI0_RXDN2	MIPI1_RXDN2	
16	GND	GND	Ground
17	MIPI0_RXDP1	MIPI1_RXDP1	Differential MIPI lane 1
18	MIPI0_RXDN1	MIPI1_RXDN1	
19	GND	GND	Ground
20	MIPI0_RXDP0	MIPI1_RXDP0	Differential MIPI lane 0
21	MIPI0_RXDN0	MIPI1_RXDN0	
22	GND	GND	Ground

Header J1 (Optional Camera Signals)

J1 is a 12-pin header that has optional pins (SCL and SDA) used for MIPI Camera Command Set (CCS) transactions. These signals are routed to the FPGA on the board. You can control these pins with an external device by removing the jumpers and connecting wires from the header to an external device. The header controls the settings for both cameras, but each camera has the dedicated pins shown in the following table.

Table 38: J1 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	SCL_0	I ² C signal for FPC1	2	CAM_SCL_0	I ² C signal for FPC1
3	SDA_0	I ² C signal for FPC1	4	CAM_SDA_0	I ² C signal for FPC1
5	EN_0	Camera GPIO for FPC1	6	CAM_EN_0	Camera GPIO for FPC1
7	SCL_1	I ² C signal for FPC2	8	CAM_SCL_1	I ² C signal for FPC2
9	SDA_1	I ² C signal for FPC2	10	CAM_SDA_1	I ² C signal for FPC2
11	EN_1	Camera GPIO for FPC2	12	CAM_EN_1	Camera GPIO for FPC2

Header J2 (QTE Connector)

J2 is a 40-pin QTE connector to connect the daughter card to the QSE connector on the development board.

Table 39: J2 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	3V3	3.3 V supply 2 MIPI1_RXDP(MIPI1_RXDP0	Differential MIPI lane
3	5V0	5.0 V supply	4	MIPI1_RXDN0	0 for FPC2
5	GND	Ground	6	GND	Ground
7	MIPI0_RXDP0	Differential MIPI lane	8	MIPI1_RXDP1	Differential MIPI lane
9	MIPI0_RXDN0	0 for FPC1	10	MIPI1_RXDN1	1 for FPC2
11	GND	Ground	12	GND	Ground
13	MIPI0_RXDP1	Differential MIPI lane	14	MIPI1_RXDP2	MIPI clock lane
15	MIPI0_RXDN1	1 for FPC1	16	MIPI1_RXDN2	
17	GND	Ground	18	GND	Ground
19	MIPI0_RXDP2	MIPI clock lane	20	MIPI1_RXDP3	Differential MIPI lane
21	MIPI0_RXDN2		22	MIPI1_RXDN3	2 for FPC2
23	GND	Ground	24	GND	Ground
25	MIPI0_RXDP3	Differential MIPI lane	26	MIPI1_RXDP4	Differential MIPI lane
27	MIPI0_RXDN3	2 for FPC1	28	MIPI1_RXDN4	3 for FPC2
29	GND	Ground	30	GND	Ground
31	MIPI0_RXDP4	Differential MIPI lane 3 for FPC1	32	SCL_1	I ² C control pin for FPC2
33	MIPI0_RXDN4		34	SDA_1	I ² C control pin for FPC2
35	GND	Ground	36	GND	Ground
37	SCL_0	I ² C control pin for FPC1	38	EN_0	Camera enable/reset for FPC1
39	SDA_0	I ² C control pin for FPC1	40	EN_1	Camera enable/reset for FPC2

Header J3 (Supply Test Points)

J3 is a 3-pin header connected to the available IMX477 Camera Connector Daughter Card power supplies. Connect to the following pins to evaluate the corresponding power supply.


Table 40: J3 Pin Assignments

Pin Number	Voltage
1	5 V
2	3.3 V
3	GND

Attaching the IMX477 Camera Connector Daughter Card

The IMX477 Camera Connector Daughter Card attaches to the multi-purpose QSE connector on the Titanium Ti180 J484 Development Board.

Figure 12: Attaching IMX477 Camera Connector Daughter Card





Note: P3 and P4 connectors include only MIPI TX signals. No camera input signals are available on these connectors. However, you still can connect the daughter card to these connectors as output of a loop-back design.

- 1. Install standoffs and screws on the IMX477 Camera Connector Daughter Card.
- 2. Connect the 22-pin FPC cable to the IMX477 Camera Connector Daughter Card.
- 3. Ensure the power supply and board power switch are turned off, then connect the IMX477 Camera Connector Daughter Card to the Titanium Ti180 J484 Development Board.
- 4. Install the nuts on the Titanium Ti180 J484 Development Board.
- 5. Connect the IMX477⁽⁶⁾ camera module to the daughter card using a 22-pin FPC cable; or, if you want to do a loop-back, connect the 22-pin FPC cable to another IMX477 Camera Connector Daughter Card (See Set Up the Hardware on page 27 for an example of a loop-back setup).

⁽⁶⁾ IMX477 camera modules are not included in the kit.


HDMI Connector Daughter Card

The HDMI Connector Daughter Card (part number: EFX_HDMI) adds an HDMI interface output to the development board. The HDMI Connector Daughter Card outputs video through the on-board HDMI transmitter, U1, from Analog Devices (part number: ADV7511). The ADV7511 is set to address 0x72, and you can access it through the I²C interface.



Learn more: Refer to the HDMI Connector Daughter Card Schematics and BOM for the part details and schematics.

Figure 13: HDMI Connector Daughter Card





Warning: The board can be damaged without proper anti-static handling.

Features

- Analog Devices ADV7511 transmitter
- 225 MHz HDMI v1.4 with audio return channel (ARC)
- Supports resolutions of up to 1080p and 12-bit deep colors operation
- Power supplied from the development board; no external power required

Headers

Table 41: HDMI Connector Daughter Card Headers

Reference Designator	Description	
AUDIO1	HDMI output connector	
J1	40-pin QTE connector bringing GPIO signals, and power from the development board.	

AUDIO1 (HDMI Output Connector)

Table 42: AUDIO1 Pin Assignments

Pin Number	Signal Name	U1 Pin Name	Description
1	TMDS_DAT2p	TX2+	Differential TMDS output channel 2
2	GND	-	Ground
3	TMDS_DAT2n	TX2-	Differential TMDS output channel 2
4	TMDS_DAT1p	TX1+	Differential TMDS output channel 1
5	GND	-	Ground
6	TMDS_DAT1n	TX1-	Differential TMDS output channel 1
7	TMDS_DAT0p	TX0+	Differential TMDS output channel 0
8	GND	-	Ground
9	TMDS_DAT0n	TX0-	Differential TMDS output channel 0
10	TMDS_CLKp	TXC+	Differential TMDS clock output
11	GND	-	Ground
12	TMDS_CLKn	TXC-	Differential TMDS clock output
13	N.C.	-	No connect
14	НЕАСр	HEAC+	Differential ARC
15	DDCSCL	DDCSCL	Serial port data clock input
16	DDCSDA	DDCSDA	Serial port data I/O to sink
17	GND	-	Ground
18	5V0	-	5.0 V supply
19	HotPlug	HPD	Hot Plug detect signal

J1 (QTE Connector)

J1 is a 40-pin QTE connector to connect the daughter card to the QSE connector on the development board.


Table 43: J1 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	3V3	3.3 V supply	2	HDMI_D9	Video data
3	+5V	5.0 V supply	4	CLK	Video clock
5	GND	Ground	6	GND	Ground
7	HDMI_D8	Video data	8	HDMI_D10	Video data
9	HDMI_D7	Video data	10	HDMI_D11	Video data
11	GND	Ground	12	GND	Ground
13	HDMI_D6	Video data	14	HDMI_D12	Video data
15	HDMI_D5	Video data	16	HDMI_D13	Video data
17	GND	Ground	18	GND	Ground
19	HDMI_D4	Video data	20	HDMI_D14	Video data
21	HDMI_D3	Video data	22	HDMI_D15	Video data
23	GND	Ground	24	GND	Ground
25	HDMI_D2	Video data	26	SDA	I ² C control
27	HDMI_D1	Video data	28	SCL	I ² C control
29	GND	Ground	30	GND	Ground
31	HDMI_D0	Video data	32	N.C.	No connect
33	DE	Digital video Data Enable signal	34	INT	Interrupt signal
35	GND	Ground	36	GND	Ground
37	HSYNC	Horizontal sync	38	SPDIF_CLK	SPDIF reference clock
39	VSYNC	Vertical sync	40	SPDIF	SPDIF audio

Attaching the HDMI Connector Daughter Card

The HDMI Connector Daughter Card attaches to the multi-purpose QSE connector on the FMC-to-QSE Adapter Card. The HDMI Connector Daughter Card cannot be attached directly to the Titanium Ti180 J484 Development Board.

Figure 14: Attaching HDMI Connector Daughter Card



- 1. Install standoffs and screws on the FMC-to-QSE Adapter Card and HDMI Connector Daughter Card.
- 2. Connect the HDMI Connector Daughter Card to the FMC-to-QSE Adapter Card.
- **3.** Install the nuts on the FMC-to-QSE Adapter Card.
- **4.** Ensure the power supply and board power switch are turned off, then connect FMC-to-QSE Adapter Card to the Titanium Ti180 J484 Development Board.
- 5. Install the nuts on the Titanium Ti180 J484 Development Board.
- 6. Connect the HDMI Connector Daughter Card to a monitor using an HDMI cable.


Coral Camera Connector Daughter Card

The Coral Camera Connector Daughter Card (part number: EFX_CSI2-CAM-CORAL_DC) bridges between an Efinix development board and a Coral camera module. The daughter card connects to the camera using a 24-pin flat cable.



Learn more: Refer to the Coral Camera Connector Daughter Card Schematics and BOM for the part details and schematics.

Figure 15: Coral Camera Connector Daughter Card





Warning: The board can be damaged without proper anti-static handling.

Features

- Bridges 40-pin MIPI CSI-2 interface and control signals on the development board to a 24-pin interface
- Pin to pin compatible with Coral camera modules using a 24-pin flat cable
- Supports up to 2.5 Gbps on MIPI interface (depending on the development board used)
- Power supplied from the development board; no external power required



Note: For technical support using Coral camera modules, refer to their web site at https://coral.ai/.

Headers

Table 44: Coral Camera Connector Daughter Card Headers

Reference Designator	Description
P1	40-pin QTE connector bringing MIPI signals, and power from the development board.
J1	24-pin flat cable receptacle for Coral camera modules.

Header P1 (QTE Connector)

P1 is a 40-pin QTE connector to connect the Coral Camera Connector Daughter Card to the QSE connector on the development board.

Table 45: P1 Pin Assignments

Pin Number	Signal Name	Description	Pin Number	Signal Name	Description
1	3V3	3.3 V supply	2	N.C.	No connect
3	5V	5.0 V supply	4	N.C.	No connect
5	GND	Ground	6	GND	Ground
7	N.C.	No connect	8	MIPI_CSI_D1_P	Differential MIPI lane 1
9	N.C.	No connect	10	MIPI_CSI_D1_N	Differential MIPI lane 1
11	GND	Ground	12	GND	Ground
13	N.C.	No connect	14	MIPI_CLK_P	MIPI clock lane
15	N.C.	No connect	16	MIPI_CLK_N	MIPI clock lane
17	GND	Ground	18	GND	Ground
19	N.C.	No connect	20	MIPI_CSI_D0_P	Differential MIPI lane 0
21	N.C.	No connect	22	MIPI_CSI_D0_N	Differential MIPI lane 0
23	GND	Ground	24	GND	Ground
25	N.C.	No connect	26	N.C.	No connect
27	N.C.	No connect	28	N.C.	No connect
29	GND	Ground	30	GND	Ground
31	N.C.	No connect	32	CAM_I2C_SCL	I ² C control pin
33	N.C.	No connect	34	CAM_I2C_SDA	I ² C control pin
35	GND	Ground	36	GND	Ground
37	N.C.	No connect	38	CAM_PWDN	Camera power down
39	N.C.	No connect	40	CAM_RSTN	Camera reset

Header J1 (Coral Camera Connector)

J1 is a 24-pin flexible flat cable receptacle for connecting to a Coral camera module.


Table 46: J1 Pin Assignments

Pin Number	Pin Name	Description
1	3V3	3.3 V power supply
2	CAM_RSTN	Camera reset
3	N.C.	No connect
4	CAM_I2C_SDA	I ² C control
5	CAM_I2C_SCL	I ² C control
6	GND	Ground
7	N.C.	No connect
8	CAM_PWDN	Camera power down
9	GND	Ground
10	N.C.	No connect
11	N.C.	No connect
12	GND	Ground
13	N.C.	No connect
14	N.C.	No connect
15	GND	Ground
16	MIPI_CSI_D1_P	Differential MIPI lane 1
17	MIPI_CSI_D1_N	Differential MIPI lane 1
18	GND	Ground
19	MIPI_CLK_P	MIPI clock lane
20	MIPI_CLK_N	MIPI clock lane
21	GND	Ground
22	MIPI_CSI_D0_P	Differential MIPI lane 0
23	MIPI_CSI_D0_N	Differential MIPI lane 0
24	GND	Ground

Attaching the Coral Camera Connector Daughter Card

The Coral Camera Connector Daughter Card attaches to the multi-purpose QSE connector on the Titanium Ti180 J484 Development Board.

Figure 16: Attaching Coral Camera Connector Daughter Card





Note: P3 and P4 connectors include only MIPI TX signals. No camera input signals are available on these connectors. However, you still can connect the daughter card to these connectors as output of a loop-back design.

- 1. Install standoffs and screws on the Coral Camera Connector Daughter Card.
- 2. Connect the 24-pin FPC cable to the Coral Camera Connector Daughter Card.
- **3.** Ensure the power supply and board power switch are turned off, then connect the Coral Camera Connector Daughter Card to the Titanium Ti180 J484 Development Board.
- 4. Install the nuts on the Titanium Ti180 J484 Development Board.
- 5. Connect the Coral⁽⁷⁾ camera module to the daughter card using a 24-pin FPC cable.

⁽⁷⁾ Coral camera modules are not included in the kit.


Ethernet Connector Daughter Card

The Ethernet Connector Daughter Card (part number: EFX_RGMII) adds Ethernet connectivity to the development board. The Ethernet Connector Daughter Card has a Gigabit Ethernet transceiver from Realtek (part number: RTL8211FD-CG) which is compliant with 10Base-T, 100Base-TX, and 1000Base-T IEEE 802.3 standards.



Learn more: Refer to the **Ethernet Connector Daughter Card Schematics and BOM** for the part details and schematics.

Figure 17: Ethernet Connector Daughter Card





Warning: The board can be damaged without proper anti-static handling.

Features

- Realtek RTL8211FD-CG transceiver
- Single-port RJ-45 connector with integrated magnetics and LEDs
- Power supplied from the development board; no external power required

Headers

Table 47: Ethernet Connector Daughter Card Headers

Reference Designator	Description		
RJ1	RJ-45 Ethernet connector		
J1	40-pin QTE connector bringing GPIO signals and power from the development board.		

RJ1 (Ethernet)

RJ1 is an RJ-45 receptacle.

Table 48: RJ1 Pin Assignments

Pin Number	Signal Name	U1 Pin Name	Description
P1	GND	_	Ground
P2	MDI0+	MDIP0	Transmitter data pair 0
P3	MDI0-	MDIN0	
P4	MDI1+	MDIP1	Transmitter data pair 1
P5	MDI2+	MDIP2	
P6	MDI2-	MDIN2	Transmitter data pair 2
P7	MDI1-	MDIN1	
P8	MDI3+	MDIP3	Transmitter data pair 3
P9	MDI3-	MDIN3	
P10	GND	-	Ground
11	LED Green	CFG_EXT	External power source mode configuration
12	GND	-	Ground
13	GND	-	Ground
14	LED Yellow	CFG_LDO0	LDO output voltage selection

J1 (QTE Connector)

J1 is a 40-pin QTE connector to connect the daughter card to the QSE connector on the development board.


Table 49: J1 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	3V3	3.3 V supply	2	RCLK	RGMII receive clock
3	N.C.	No connect	4	N.C.	No connect
5	GND	Ground	6	GND	Ground
7	N.C.	No connect	8	TXD3	RGMII transmit data
9	N.C.	No connect	10	TXD2	RGMII transmit data
11	GND	Ground	12	GND	Ground
13	RXD3	RGMII receive data	14	TXD1	RGMII transmit data
15	RXD2	RGMII receive data	16	TXD0	RGMII transmit data
17	GND	Ground	18	GND	Ground
19	RXD1	RGMII receive data	20	TX_CTL	Transmit control signal
21	RXD0	RGMII receive data	22	N.C.	No connect
23	GND	Ground	24	GND	Ground
25	N.C.	No connect	26	TCLK	RGMII transmit clock
27	RX_CTL	Receive control signal	28	N.C.	No connect
29	GND	Ground	30	GND	Ground
31	RCLK	RGMII receive clock	32	PMEB	No connect
33	N.C.	No connect	34	N.C.	No connect
35	GND	Ground	36	GND	Ground
37	MDIO	Serial data line	38	INTB	Interrupt signal
39	MDC	Serial clock line	40	RSTN	PHY reset

Attaching the Ethernet Connector Daughter Card

The Ethernet Connector Daughter Card attaches to the multi-purpose QSE connector on the FMC-to-QSE Adapter Card. The HDMI Connector Daughter Card cannot be attached directly to the Titanium Ti180 J484 Development Board.

Figure 18: Attaching Ethernet Connector Daughter Card



- 1. Install standoffs and screws on the FMC-to-QSE Adapter Card and Ethernet Connector Daughter Card.
- 2. Connect the Ethernet Connector Daughter Card to the FMC-to-QSE Adapter Card.
- 3. Install the nuts on the FMC-to-QSE Adapter Card.
- **4.** Ensure the power supply and board power switch are turned off, then connect FMC-to-QSE Adapter Card to the Titanium Ti180 J484 Development Board.
- 5. Install the nuts on the Titanium Ti180 J484 Development Board.
- 6. Connect the Ethernet cable to the Ethernet Connector Daughter Card.

MIPI and LVDS Expansion Daughter Card

The MIPI and LVDS Expansion Daughter Card (part number: EFX_DC_GPIO_B) converts the signals from the development board's QSE connector.



Learn more: Refer to the MIPI and LVDS Expansion Daughter Card Schematics and BOM for the part details and schematics.

Figure 19: MIPI and LVDS Expansion Daughter Card





Warning: The board can be damaged without proper anti-static handling.

Features

- Bridges 40-pin QSE connector on the development board to a 40-pin header
- Power supplied from the development board; no external power required
 - Each pin supports up to 3 A

Headers

Table 50: MIPI and LVDS Expansion Daughter Card Headers

Reference Designator	Description
Р3	40-pin QTE connector bringing MIPI or LVDS signals, power, and GPIO pins from the development board.
J5	40-pin header.

Headers P3 (QTE Connector) and J5 (40-Pin Header)

P3 is a 40-pin QTE connector to connect the daughter card to the QSE connector on the development board. J5 is a 40-pin header.


Table 51: P3 and J5 Pin Assignments

Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	GPIO_H01	User I/O	2	GPIO_H02	User I/O
3	GPIO_H03	User I/O	4	GPIO_H04	User I/O
5	GND	Ground	6	GND	Ground
7	GPIO_H07	User I/O	8	GPIO_H08	User I/O
9	GPIO_H09	User I/O	10	GPIO_H10	User I/O
11	GND	Ground	12	GND	Ground
13	GPIO_H13	User I/O	14	GPIO_H14	User I/O
15	GPIO_H15	User I/O	16	GPIO_H16	User I/O
17	GND	Ground	18	GND	Ground
19	GPIO_H19	User I/O	20	GPIO_H20	User I/O
21	GPIO_H21	User I/O	22	GPIO_H22	User I/O
23	GND	Ground	24	GND	Ground
25	GPIO_H25	User I/O	26	GPIO_H26	User I/O
27	GPIO_H27	User I/O	28	GPIO_H28	User I/O
29	GND	Ground	30	GND	Ground
31	GPIO_H31	User I/O	32	GPIO_H32	User I/O
33	GPIO_H33	User I/O	34	GPIO_H34	User I/O
35	GND	Ground	36	GND	Ground
37	GPIO_H37	User I/O	38	GPIO_H38	User I/O
39	GPIO_H39	User I/O	40	GPIO_H40	User I/O

Attaching the MIPI and LVDS Expansion Daughter Card

The HDMI Connector Daughter Card attaches to the multi-purpose QSE connector on to the Titanium Ti180 J484 Development Board or FMC-to-QSE Adapter Card.

Figure 20: Attaching MIPI and LVDS Expansion Daughter Card



To connect the daughter card:

- 1. Install standoffs and screws to the MIPI and LVDS Expansion Daughter Card and the FMC-to-QSE Adapter Card (if desired).
- **2.** Connect cables or a female header to the 40-pin header (J5) of the MIPI and LVDS Expansion Daughter Card as needed for your application.
- 3. Ensure the power supply and board power switch are turned off:
 - Attach the MIPI and LVDS Expansion Daughter Card to the Titanium Ti180 J484
 Development Board, or
 - Attach the MIPI and LVDS Expansion Daughter Card to the FMC-to-QSE Adapter Card and install the nuts, then attach the FMC-to-QSE Adapter Card to the Titanium Ti180 J484 Development Board.
- 4. Install the nuts on the Titanium Ti180 J484 Development Board.

Revision History

Table 52: Revision History

Date	Version	Description
October 2024	1.5	Corrected typos. (DOC-2192)

Date	Version	Description
October 2024	1.4	Note added to Table 14: J10, J11, J12, and J13 Pin Assignments on page 22. (DOC-2111)
		Updated Combined Bitstream on page 36 and Separate FPGA Bitstream and Application Binary on page 36 for programming using SPI Active using JTAG Bridge (New) mode. (DOC-2057)
		Guidance for Programming the Development Board on page 36 using SPI Active using JTAG Bridge (Legacy) mode demoted to footnote. (DOC-2057)
		Footnote added to Table 22: Design Example File and Directories on page 34.
August 2024	1.3	Added footnote to Table 13: J9 Pin Assignments on page 21 (re: Pin 6). (DOC-1938)
December 2023	1.2	Added important note to remove the jumper at PT10 before powering up the development board. (DOC-1598)
September 2023	1.1	Replaced required Efinity version for demonstration design. The information is updated in the design download page. (DOC-1464)
July 2023	1.0	Initial release. (DOC-1267)