

Titanium Ethernet 10GBase-KR User Guide

UG-Ti10GBASEKR-v1.0 June 2024 www.efinixinc.com

Copyright [©] 2024. All rights reserved. Efinix, the Efinix logo, the Titanium logo, Quantum, Trion, and Efinity are trademarks of Efinix, Inc. All other trademarks and service marks are the property of their respective owners. All specifications subject to change without notice.

Contents

Introduction

Titanium transceivers consist of a physical medium attachment (PMA) and a physical coding sublayer (PCS). The PMA connects the FPGA to the lane, generates the required clocks, and converts the data from parallel to serial or serial to parallel. The PCS contains the digital processing interface between the PMA and the FPGA fabric. The PCS supports SGMII, 10GBase-KR, and PCIe Gen4 as well as PMA Direct. This user guide provides the specifications for the 10GBase-KR interface.

Figure 1: System-Level Block Diagram

Features

- Per-lane, 64-bit USXGMII interface
	- Supports 100 Mbps, 1 Gbps, and 10 Gbps MAC Ethernet data rates
	- SerDes rate of 10.3125 Gbps
- Auto-negotiation Clause 37 link status notification
- Compliant with IEEE Std. 802.3 Clauses 49 and 129
- 64b/66b encoding/decoding
- Data scrambling/descrambling on TX and RX path
- ±100 ppm clock drift between local clock and recovered clock
- 16 KB jumbo frame
- PRBS pattern generators and checkers:
	- PRBS31 and PRBS9 pattern generators and checkers
	- Pseudo-random pattern generators and checkers for the local fault and zero data patterns
	- Scrambled idle data pattern generator and checker
	- Square wave pattern generator
- Forward Error Correction (FEC) support (Clause 74)
- APB control status register interface

Functional Description

The 10GBase-KR PCS includes all the functionality of a standard 10GBase-R PCS along with functionality to replicate XGMII data stripes to adapt slower Ethernet data rates to the fixed speed of the SerDes. It also includes functionality for a modified Clause 37 autonegotiation state machine to pass status information from the PHY to the MAC as defined by the USXGMII standard. (The PCS does not support the packet control header (PCH) nonstandard preamble described in the USXGMII standard.)

The 10GBase-KR PCS complies with the Cisco Universal SXGMII Interface and IEEE Std. 802.3 Clause 49. Additionally, it supports Base-R FEC (as per IEEE Std. 802.3 Clause 74). You can configure the management and configuration through an APB interface. The SerDes connection is a 32-bit interface.

Transmitter (TX)

The transmitter performs the following functions:

- Replicates XGMII data for slower Ethernet MAC data rates compared to the fixed speed of the SerDes (10.3125 Gbps)
- Performs TX auto-negotiation in which transmit data is sourced from the PCS block.
- Performs 64b/66b encoding to generate 64-bit data with a 2-bit sync header.
- Scrambles the 66-bit data.
- Performs FEC coding and framing in FEC mode.
- Uses the gearbox to convert the 66-bit transmission block into SerDes 32b width data.
- Generates test patterns in test mode.

Figure 3: 10GBase-KR Transmitter

Pseudo-FIFO and Replication

The MAC rate can be 100 Mbps, 1 Gbps, or 10 Gbps. When the MAC rate is not the same as the SerDes link rate, the XGMII words are replicated. For example, if the MAC rate is 1 Gbps and the SerDes link rate is 10 Gbps, each XGMII 32-bit word is replicated 10 times when going into the 64/66B encoder (which always runs at the SerDes link rate).

To handle the clock domain difference between the MAC and the internal PCS, a pseudo-FIFO bridges between the host mac_tx_clk and the internal pcs_tx_clk. The host clock scales according to the MAC rate/SerDes rate ratio. For example, if the SerDes link rate is 10 Gbps and the MAC rate is 1 Gbps, the mac_tx_clk is 1/10th of the normal operating frequency.

The TX FIFO allows a standard XGMII-style interface to the host with the only change being the clock frequency.

Auto-Negotiation

This block selects the auto-negotiation controlled data words to the 64/66B encoder.

This module sends the following data types:

- Auto-negotiation configuration ordered sets
- IDLE order set

Transmitter Encoder

The 64/66b encoder converts 8 data octets and 1 control octet into one 66b transmission block according to IEEE 802.3 spec Clause 49.

There are 6 reserved codes along with low power idle, and signal and sequence ordered sets (including the auto-negotiation ordered set). There are only 15 valid data block formats. If none of these formats is detected, the encoder issues an error message.

This module is also supports the scrambled idles test pattern as described in IEEE 802.3 Clause 107. Any input data from the MAC is ignored and the encoder outputs a continuous stream of encoded Idle blocks to the scrambler.

Parallel Scrambler

The scrambler uses the $g(x) = 1 + x39 + x58$ polynomial on the 64-bit transmit data stream (it ignores the sync bits). The scrambler output can be descrambled by a self-synchronizing descrambler using a similar polynomial as specified in IEEE Std. 802.3 Clause 49.

The scrambler has two modes:

- Data mode
- Pseudo-random test mode

Data mode is the normal operating mode and scrambles the 64/66 encoded data.

Pseudo-random test mode is for test pattern generation. The transmitter feeds the scrambler a pre-determined input data block of either 64 zeroes or two local fault sequences, depending on the state of the control input tx tst data sel.

FEC Encoder

The FEC encoder takes in 32 66-bit blocks from the scrambler and encodes them into a single FEC block of 2,112 bits. The FEC encoder compresses the two sync bits into one transcode bit as specified in IEEE Std. 802.3 Clause 74. The resulting 32 65-bit blocks are passed through the (2112,2080) encoding process, which generates 32 parity-check bits. The generator polynomial used to generate these bits is:

 $g(x) = x32 + x23 + x21 + x11 + x2 + 1$

The encoder appends the parity check bits to the end of the FEC block. Finally, the encoder scrambles the FEC block using the PN-2112 pseudo-noise sequence with a generator polynomial of $r(x) = 1 + x39 + x58$.

Test Pattern Generator

The test pattern generator generates test patterns that are either PRBS 31 or PRBS 9 as specified in IEEE Std. 802.3 Clauses 49 and 68. The square wave and PRBS test patterns have higher priority than the PRBS test.

The generator can create 6 test patterns as shown in the following table:

Pattern	tx tst en		tx_scr_idle_en tx_tst_dat_sel tx_prbs9_en tx_prbs31_en	tx_sqw_en
Normal operation				
Scrambled 0				
Scrambled local fault				
PRBS ₉				
PRBS 31				
Scrambled idle				
Square wave				

Table 1: TX Test Pattern Modes

Gearbox

The gearbox converts the 66-bit data output from the scrambler or FEC encoder into 32-bit data to send to the SerDes interface.

Receiver (RX)

The receiver performs the following functions:

- Uses the gearbox to convert the SerDes 32b data into 66b data.
- Monitors the data from the SerDes interface for BER and sync headers when signal ok is asserted.
- When not in FEC mode, the receiver achieves 66b block synchronization by shifting one bit at a time until a succession of valid synchronization bits are seen.
- In FEC mode, it performs FEC descrambling, FEC framing synchronization, FEC decoding, and data correction (if an error happens).
- In FEC mode, the decoder can be configured to indicate errors.
- Descrambles the 66b received data using the $G(x) = 1 + x39 + x58$ polynomial
- Performs 64b/66b decoding on the 66b data block to obtain the 64b data and 8b control data for the MAC.
- De-replicates the received code words to the relevant MAC sub-rate.
- Inserts or deletes idle characters to adapt between the host clock and recovered clock.
- Deletes control sequence characters to adapt between the host clock and recovered clock.
- Performs test pattern checking.

Figure 4: 10GBase-KR Receiver

Gearbox

The RX gearbox converts the 32-bit data from the SerDes to 66-bit blocks that are later used to achieve block synchronization. You reset the gearbox by toggling the Control Register's signal_ok.

FEC Decoder and Block Synchronizer

If FEC mode is enabled, the 66B data blocks are passed into the FEC decoder and block synchronization module, which performs FEC framing synchronization, FEC descrambling, and FEC decoding.

The FEC decoder establishes FEC block synchronization based on repeated decoding of the 2112-bit received FEC sequence. Upon reset, the first data bit received via the gearbox is assumed to be the block start position. 2112b of data are subsequently passed through an FEC descrambling and FEC decoding circuit.

The descrambling circuit is a PN-2112 generator based on the polynomial:

 $g(x) = x32 + x23 + x21 + x11 + x2 + 1$

From the decoding the 2112b,if the syndrome check is invalid, the block start position is shifted by one bit position and the process is repeated. Once the parity check is valid for

a potential block start position, the bit slipping process is halted. If "n" consecutive FEC blocks are received with good parity then Block Sync is reported via the top level output block lock. If any block within the "n" count fails the parity check, then the bit slipping process is restarted. Once Block Sync is established, "m" consecutive blocks with bad parity are required to drop Block Sync and restart the bit slipping mechanism.

Once FEC Block Sync has been attained, the error-correcting circuit is activated. Any subsequent FEC blocks with 11 or less consecutive bit errors are automatically corrected.

The datapath output from this module functionally matches the output of the Receive Path Synchronizer used when FEC mode is disabled.

Receive Block Synchronizer (Non-FEC)

The receive path synchronizer works with the 66b data from the gearbox. A bit-slip shifter slips the data one bit at a time, as controlled by the state machine, to detect a valid sync header boundary.

If 64 consecutive valid sync headers are detected, the synchronizer reports block sync via the top-level signal block_lock. If any sync header within the 64 consecutive 66b blocks is invalid, the bit slipping is restarted. Once block sync is established, 16 invalid sync headers within 64 consecutive 66b blocks are required to drop block sync and restart the bit slipping.

Bit Error Ratio Monitor

The bit error ratio (BER) monitor has a 5-bit counter that counts the number of invalid sync headers detected by the normal block synchronizer or the FEC decoder. If the count reaches a certain value during a specified interval, the BER monitor sets the hi_ber register.

The monitor sets hi ber when it detects 16 errors within a 125 μ s window, and automatically writes set to the appropriate value in APB register.

Parallel Descrambler

The parallel descrambler takes 64-bit data from the synchronizer and applies the $g(x) = 1 +$ *x*39 + *x*58 polynomial to the input data to reverse the scrambling function of the transmitter.

Test Pattern Checker

The receive datapath implements various test pattern checkers, which can be used for self-test and target testing of specific areas of the datapaths. The following table shows the possible signal combinations for the different test modes.

Table 2: RX Test Pattern Modes

In the PRBS test modes, the 66b input data stream is checked against the relevant polynomial according to the IEEE 802.3 specification. Bit errors are counted and are stored in the optional PRBS test pattern error counter that can be accessed through the APB.

You can enable pseudo-random test pattern checking (which is different from PRBS checking) by asserting rx_tst_en. The test pattern checker monitors the descrambler output and counts the number of data mismatches against the expected data pattern. The expected data pattern is either zero or local fault depending on rx_tst_data_sel.

Block errors are counted in the test pattern error counter that can be read through the APB.

The scrambled idles test pattern checking operates in a similar way to the pseudorandom test pattern checks, except that the checker expects a constant stream of encoded idle blocks.

Receiver Decoder

The 64/66B decoder decodes the 66b data into 64b data and generates the associated 8b control data. The decoded data and corresponding control bits are stored as a 72b vector (64b data + 8b control).

In the decode circuit, the combinatorial decode of the encoded data happens first and is dependent on the block-type field code that is present. The output of this stage sets the start, control, terminate, error, and data signals, and also assembles the decoded data with the appropriate control block codes.

The appropriate control bit is set to a logic 1 when the octet contains a control character, or to logic 0 for a data character. Reserved characters, low power idle, and signal and sequence ordered sets (including the auto-negotiation ordered set) are also valid input data to the decoder.

Auto-Negotiation Detector

This block detects auto-negotiation configuration ordered sets and signals to the autonegotiation control state machine. Additionally, the module replaces the auto-negotiation ordered sets with IDLE going to the USXGMII (de)replication block.

Replication

The receive replication block is used in USXGMII mode to sample the data on the receive path and remove replicated data. The module supports the following replication levels (per USXGMII specifications):

- *100 Mbps*—100x
- *1 Gbps*—10x
- *10 Gbps*—1x

Clock Tolerance Compensation

The clock tolerance compensation (CTC) module inserts or deletes IDLEs in the incoming data stream to compensate for the difference between two clocks within +/-100ppm. It can also delete the second sequence ordered set of two consecutive sequence ordered sets received from the incoming data stream.

The PCS uses a 64b datapath. However, the CTC only operates on 32b of data at a time, and only deletes or inserts 32b during a minimum IPG window (to ensure the MAC receives an IPG of at least five bytes when the PCS receives an IPG of nine bytes). A jumbo 16K frame is transmitted in approximately 2,048 cycles. 200 ppm is equivalent to a clock slip (equivalent to 64 bits) every 5,000 cycles, or a slip of 32b every 2,500 cycles, which is slightly more than the cycles needed to transmit the 16K packet. On average, expect the CTC to delete every 1.22 16K packets with a 200 ppm clock difference.

If an under/overflow condition is triggered, the CTC empties itself and recovers automatically.

Loopback

The TX datapath can be looped back to the RX datapath in two places:

- *MII Local Loopback*—Data provided to the MII transmit interface passes through a single sampling register and then loops back and outputs on the MII receive interface.
- *Post Scrambler Loopback*—The loopback occurs just before the TX SerDes gearbox. The data is fed back into the TX datapath just after the receive SerDes gearbox. This loopback allows you to exercise a very large portion of the datapaths.

USXGMII In-Band Control and Status Signals

The USXGMII specification defines a method to exchange link information based on a modification of the IEEE Std. 802.3 Clause 37 defined auto-negotiation state machine. This method uses XGMII ordered sets with a Cisco-specific opcode of 0x03.

In the 10GBase-KR PCS this opcode is user programmable via the programming registers. The PCS supports autonomous hardware and software auto-negotiation modes as described in the USXGMII specification.

Hardware Auto-Negotiation

The 10GBase-KR PCS uses hardware auto-negotiation mode when the usx_an_enable field of the pcsr_x_control_reqister is set to $1'$ b1. In this mode, the information exchange is autonomous, and programmable interrupts signal completion. Use this sequence:

- 1. Program pcsr_x_usxgmii_link_timer_register with the SerDes link rate and the required auto-negotiation link timeout value (1 - 2 ms per the USXGMII specification).
- **2.** Program pcsr_x_usxgmii_an_adv_register fields with the link parameters according to the Cisco USXGMII specification.
- **3.** (*MAC devices only*) enable the usx_an_mirror_enable field of pcsr_x_control_register to allow automatic mirroring of the link, duplex and speed fields of the negotiation message.
- 4. Unmask the usxgmii new link info and usxgmii link sts upd interrupts.
- **5.** Enable auto-negotiation by setting the usx_an_enable field of pcsr x control register to 1'b1.
- **6.** Wait for the interrupts to trigger. The first interrupt received is the usxgmii new link info interrupt which occurs when a non-zero configuration word is received from the link partner. For MAC devices, do the following actions when you receive this interrupt:
	- a) Optionally update the pcsr_x_usxgmii_an_adv_register if you are not using usx an mirror enable.
	- **b)** Program the usx_speed field of pcsr_x_control_register with the speed information sent by the link partner (read it in pcsr x usxgmii an lp register).
- **7.** When you receive the usxgmiilink sts upd interrupt, auto-negotiation is complete and normal data transmission/reception is possible.
- **8.** Monitor the interrupts to be notified if/when auto-negotiation restarts.

Software Auto-Negotiation

Software auto-negotiation ensures inter-operability with a wide range of devices. Enable this mode by setting:

- The usx an enable field of pcsr x control register to 1'b0.
- The usx an tx type field to 2'b00.

For software auto-negotiation, E finix $^{\circledast}$ reommends that you follow a similar methodology as the Clause 37 state machine:

- 1. Program pcsr_x_usxgmii_an_adv_register to 16'h0000.
- 2. Optionally unmask the usxgmii new link info interrupt.
- 3. Program these post x control register fields:
	- usx an enable-1'b0.
	- usx an tx type-2'b01.
- **4.** Wait for 1 2 ms to ensure that the link partner auto-negotiation state machine is restarted.
- **5.** Program the pcsr x usxgmii an adv register fields with the link parameters per the Cisco USXGMII specification, ensuring that the acknowledge field is set appropriately.
- **6.** Wait for an interrupt to trigger or periodically poll pcsr_x_usxgmii_an_lp_register until the returned value is non-zero.
- 7. Update the pcsr_x_usxgmii_an_adv_register field and set the acknowledge bit.
- **8.** Wait for 1 2 ms to ensure that the link partner properly recognizes the acknowledge.
- **9.** Check that pcsr x usxgmii an 1p register has the acknowledge bit set. If it is not set, go back to step 1.

10.Program the usx_an_tx_type field to 2'b11 to transmit IDLEs to the link partner. **11.**Wait 1 - 2 ms.

12.Program the usx_an_tx_type field to 2'b10 to allow transmission of XGMII data.

Software auto-negotiation is complete. Continue monitoring the interrupt to be notified when the link partner restarts auto-negotiation.

Base-KR Training

You enable Base-KR link training with the KR_TRAINING_ENABLE and KR_RESTART_TRAINING PHY inputs.

- Initiate training at start-of-day by asserting KR_TRAINING_ENABLE prior to enabling the link.
- After initial start-up, initiate training by asserting KR_TRAINING_ENABLE high followed by strobing KR_RESTART_TRAINING high for a mininum of 100 μ s. KR_RESTART_TRAINING is an active-high reset to the 10G-KR training logic.

Assertion of KR_SIGNAL_DETECT indicates successful link training.

Assertion of KR_TRAINING_FAILURE indicates failed link training.

KR_TRAINING, KR_FRAME_LOCK, and KR_LOCAL_RX_TRAINED provide status information on the state of the KR training process and upon failure an indication of where the failure occurred.

Figure 5: BASE-KR Training Success Diagram

Figure 6: BASE-KR Training Failure Diagram

Power Up Sequence

Initially, the 10GBase-KR reset controller controls the PHY_APB_RESET_N and PHY_RESET_N signals. The PHY reset signals are handed over to the client after COMMON_READY is asserted and the soft logic enters user mode. The client needs to drive the PHY reset signals high in the initial state so that the power up sequence is not impacted.

Figure 7: Power-Up Sequence

When COMMON READY is asserted:

- Set PMA_XCVR_POWER_STATE_REQ to 0x0
- Assert PMA_XCVR_PLLCLK_EN

When PMA_XCVR_PLLCLK_EN_ACK is asserted, set PMA_XCVR_POWER_STATE_REQ to A2.

There is a 100 ns (minimum) delay between the assertion of PMA_XCVR_PLLCLK_EN_ACK and when you can set PMA_XCVR_POWER_STATE_REQ to A2.

To start RX operation, the client monitors the assertion of the PHY's RX_SIGNAL_DETECT and waits for t_{rx_cr_ceinit} or t_{rx_cr_noinit} before asserting SIGNAL_OK in control register.

Figure 8: Asserting signal_ok

Table 3: SIGNAL_OK Timing Parameters

Signals

In the Efinity Interface Designer, signals are prefixed with a user-defined instance name. Efinix recommends using an instance name with the format Q*n*_L*m* (where *n* is the quad number and *m* is the lane number) for easier identification.

Table 4: Signals Per Lane

Signal	Direction	Clock Domain	Description
PMA_XCVR_POWER_ STATE_ACK[3:0]	Output	Asynchronous	Link power state acknowledgment. This signal indicates that a power state change request has completed. 4'b0000: Value after reset, prior to first power state request $4'$ b0001: A0 4'b0010: A1 $4′$ b0100: A2 4 ['] h1000: A3
			Once a power state is acknowledged, the value remains unchanged until a new power state is requested and the link has completed the transition to the new power state.
PMA RX SIGNAL DETECT	Output	Asynchronous	PMA receiver signal detect. Asserted high upon detection of a high-speed signal on the RX differential inputs.

Table 5: Common Signals Used for All Lanes in a Quad

Register Map

The following tables show the PCS registers.

Table 6: Register Map

Table 7: 10G PCS Access

The following tables show the bit descriptions for the PCS registers.

Table 9: pcsr_test_control_register

Table 10: status_register

Table 11: Test_seed_a_lower

Table 12: Test_seed_a_upper

Table 13: Test_seed_b_lower

Table 14: Test_seed_b_upper

Table 15: rx_decoder_error_counter

Table 16: bit_error_counter

Table 17: test_pattern_error_counter

Table 18: prbs_error_counter

Table 19: fec_corr_error_counter

Table 20: fec_uncorr_error_counter

Table 21: interrupt_status_register

Table 22: interrupt_enable_register

Table 23: interrupt_disable_register

Table 24: interrupt_mask_register

Table 25: usxgmii_link_timer_register

Table 26: usxgmii_an_adv_regsiter

Table 27: usxgmii_an_lp_register

Table 28: revision_register

Revision History

Table 29: Document Revision History

